Skip to content

RISC-V

OpenHW, April 21, 2022

What’s Behind the Infrastructure of the CORE-V Family

Automated code validation, continuous integration and test regression are cornerstones of OpenHW Group’s community-based engineering process to develop and verify high-quality processor cores. OpenHW Group… Read More »What’s Behind the Infrastructure of the CORE-V Family

Imperas, March 30, 2022

Imperas RISC-V simulation technology with eSol Trinity and NSITEXE

Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced with eSol Trinity the webinar event on RISC-V reference models and simulation technology for… Read More »Imperas RISC-V simulation technology with eSol Trinity and NSITEXE

Mirabilis, March 10, 2022

Balancing Performance and Power in adding AI Accelerators to System-on-Chip (SoC)

• Do you need to estimate the power advantage of implementing an AI algorithm on an accelerator? • Do you need to size the AI… Read More »Balancing Performance and Power in adding AI Accelerators to System-on-Chip (SoC)

Mirabilis

Compare Performance-power of Arm Cortex vs RISC-V for AI applications

In the Webinar, we will show you how to construct, simulate, analyze, validate, and optimize an architecture model using pre-built components. We will compare micro… Read More »Compare Performance-power of Arm Cortex vs RISC-V for AI applications