Skip to content

verification

Synopsys, February 9, 2022

Exploring a Software First Approach to Avoid SoC Re-spins

  • February 9, 2022February 7, 2022

Traditional coverage-based verification methods are no longer sufficient to verify complex SoCs integrating many processor cores and IP subsystems.  To conquer the verification challenge of… Read More »Exploring a Software First Approach to Avoid SoC Re-spins

Aldec October 21

Using OVL for Assertion-based Verification of Verilog and VHDL Designs

  • October 21, 2021October 6, 2021

Open Verification Library (OVL) is a library of property checkers for digital circuit descriptions written in popular Hardware Description Languages and maintained by Accelera. The… Read More »Using OVL for Assertion-based Verification of Verilog and VHDL Designs

%d bloggers like this: