Skip to content
Loading Events

« All Events

  • This event has passed.

Using OVL for Assertion-based Verification of Verilog and VHDL Designs

October 21, 2021 @ 11:00 am - 12:00 pm PDT

Aldec October 21

Open Verification Library (OVL) is a library of property checkers for digital circuit descriptions written in popular Hardware Description Languages and maintained by Accelera. The OVL checkers could be used not only in dynamic simulation, but also in formal verification and emulation. Also, the OVL-based verification technology provides the easiest way for designers to implement assertion-based verification of their design. Finally, OVL supports any HDL language (Verilog, SystemVerilog, VHDL), enabling assertion-based verification with any simulation tools.



  • Assertion-Based Verification: An Overview
  • Introduction to Assertion-Based Verification with OVL
  • Applying OVL – based verification on HDL designs
  • Using OVL checkers in emulation/prototyping
  • Formal Model checking with OVL
  • Live demo
  • Conclusion
  • Q&A



Presenter BIO

Alexander Gnusin, Design Verification Technologist. Alexander Gnusin accumulated 22 years of hands-on experience in various aspects of ASIC and FPGA design verification. His employees list includes IBM, Nortel and Synopsys Inc.


October 21, 2021
11:00 am - 12:00 pm PDT
Event Categories:
Event Tags:
, , , , ,
Event Website


View Organizer Website

Leave a Reply

Your email address will not be published. Required fields are marked *