Skip to content
Loading Events

« All Events

  • This event has passed.

Centralized Register Design and Verification from a Golden Specification

August 18, 2022 @ 10:00 am - 11:00 am PDT

Agnisys, August 18, 2022

Learn how to bring the ease of a document editor to your system architects and designers to create an executable specification using IDesignSpec™. This specification fully describes and documents your design and automatically generates all downstream views.

IDesignSpec™ enables IP, SoC, and FPGA teams to standardize on your register specification and generate Verilog, VHDL, UVM, C headers, Word, Excel, PDF, and many other formats from it. IDesignSpec is currently available as a plug-in to Word and, Excel, and as a batch utility.


August 18, 2022
10:00 am - 11:00 am PDT
Event Categories:
Event Tags:
, , ,
Event Website


View Organizer Website

Leave a Reply

Your email address will not be published. Required fields are marked *