Loading Events

« All Events

  • This event has passed.

UVM for FPGAs (Part 3): Verifying Zynq MPSoC Designs?

September 23 @ 11:00 am - 12:00 pm PDT

Sep 23 Aldec

Learn how UVM Register Access Layer (RAL) can help

Presenter: Srinivasan Venkataramanan, Entrepreneur and Head of VerifWorks
Thursday, September 23, 2021

Abstract:

The use of highly configurable IP-based designs have become the norm in the SoC era. Modern SoC designs targeting Xilinx® Zynq Ultrascale+ MPSoC include an extensive list of standard embedded IPs and custom IPs with memory-mapped registers. While these IPs vary in size and complexity, they are all configurable via registers that are typically composed of a field name, field width, access type, default values and policies. RTL simulations for verifying these IPs especially in various configurations require the use of hierarchical register models – creating them is not a trivial task and require a common framework and automation.

UVM provides a well-defined framework for modeling registers, commonly referred to as the Register Abstraction Layer (RAL). UVM RAL provides APIs to configure registers with various access policies including RW, RO, WO, W1S and RC. It also provides a set of handy pre-built sequences to automate certain common verification scenarios. A robust API on top of register model enables users to develop more automation on top of the built-in features.

In this webinar we will introduce UVM RAL and how the register models can be auto-generated in UVM from a standard IP-XACT format of CSV spreadsheet. We will also show how to use UVM RAL to model Zynq MPSoC registers.

Agenda:

Zynq MPSoC design characteristics
UVM RAL introduction
Anatomy of UVM Register models
Auto-generation of RAL models
Adapter modeling in UVM RAL
Using RAL to model Zynq MPSoC registers
Details of Aldec solution
Live demo
Conclusion
Q&A

Details

Date:
September 23
Time:
11:00 am - 12:00 pm PDT
Event Categories:
,
Event Tags:
, , , , , , ,

Organizer

Aldec
View Organizer Website