-
Four Important Signal Integrity Principles Demonstrated with Virtual Prototypes
Signal integrity encompasses all the problems that arise when interconnects are not electrically transparent. One difficulty in understanding signal integrity principles is that these effects can't be seen, felt, or heard. Visualizing the fields using 3D full wave simulations helps to build intuition immediately. While visualization is no substitute for understanding the electromagnetic principles at… Four Important Signal Integrity Principles Demonstrated with Virtual Prototypes
-
Accelerating Mainstream Adoption of Multi-Die Systems
Synopsys recently hosted a panel discussion with Ansys, Bosch, Intel, and Samsung to share their insights on the rapid adoption of multi-die systems. We invite you to the public broadcast of the panel where each company shares their view on the groundbreaking technology, what challenges lie ahead, and how companies can realize the promise of… Accelerating Mainstream Adoption of Multi-Die Systems
-
Advanced Testbench for a Complex DUT
Abstract: Functional simulation using an HDL testbench is the de facto method for proving functional correctness of FPGA designs. In this three-part webinar series, we will present a step-by-step approach on how to architect a testbench – progressing from basic to advanced techniques. We will first use a simple DUT then go to a more… Advanced Testbench for a Complex DUT
-
Advanced Testbench for a Complex DUT
Functional simulation using an HDL testbench is the de facto method for proving functional correctness of FPGA designs. In this three-part webinar series, we will present a step-by-step approach on how to architect a testbench – progressing from basic to advanced techniques. We will first use a simple DUT then go to a more complex… Advanced Testbench for a Complex DUT
-
IEEE SOCC 2023
Hyatt Regency Santa Clara 5101 Great America Parkway, Santa Clara, CA, United StatesSoCs and SiPs for Edge Intelligence and Accelerated Computing System-on-Chip (SoC) and System-in-Package (SiP) devices, comprising digital, analog, optical, RF, and Micro-Electro-Mechanical Systems (MEMS) are foundations of ubiquitous embedded high-performance computing (HPC). Such systems will provide solutions in communication, entertainment, medical and smart mobility technologies underpinning emerging “Digital Societies”. Recent advances in systems, packaging and process technologies are… IEEE SOCC 2023
-
Real Intent Static Sign-Off Seminar in Israel
VERT Lagoon Netanya, IsraelTime Topic Speaker 09:15 – 09:45 Check-in and light breakfast 09:45 – 10:00 Introduction of Real Intent and speakers Uri Farkash, Real Intent – Senior Sales Director 10:00 – 10:30 Keynote Speaker Dr. Prakash Narain, Real Intent – President and CEO 10:30 – 10:45 An Overview Static Sign-off Dr. Prakash Narain, Real Intent – President… Real Intent Static Sign-Off Seminar in Israel
-
DVClub Europe – Cache Coherency Verification
This is to inform you that the next DVClub Europe meeting takes place on Tuesday 05th September with a theme of "Cache Coherency Verification". SoC cache coherency verification is one of the most complex challenges faced by verification engineers. And the introduction of the embedded L3 cache and the increasing number of cores in CPU clusters ais making… DVClub Europe – Cache Coherency Verification
-
Everything You Need to Know about SystemVerilog Arrays
This webinar gives a comprehensive guide to all aspects of SystemVerilog arrays: ordinary static arrays, dynamic arrays, queues and associative arrays. It also includes array methods and practical examples. Topics: Review of Verilog array types SystemVerilog packed and unpacked arrays SystemVerilog dynamic arrays SystemVerilog queues SystemVerilog associate arrays Array manipulation methods. Coding examples are shown… Everything You Need to Know about SystemVerilog Arrays
-
SemIsrael Tech Webinar
Venkata Subba Reddy Khambam Senior Technical ManagerSmartSoC Solutions The Rise of Embedded AI: Transforming Industries and Enhancing User Experience Embedded AI has become a transformative force in various industries, revolutionizing the way we interact with technology and improving user experiences. This abstract explores the significance, benefits, and impact of embedded AI in sectors such as… SemIsrael Tech Webinar
-
DVCon Taiwan 2023
National Yang Ming Chiao Tung University 300, Hsinchu City, TaiwanThe Design & Verification Conference & Exhibition is the premier conference on the application of languages, tools, methodologies and standards for the design and verification of electronic systems and integrated circuits. Conference Sponsor: Accellera Global Sponsors: Synospys, Cadence, Siemens
-
FPGA Design Verification – Planning
As FPGA technology continues to evolve - to provide us with full-blown SoCs with CPU, GPU, and high-speed peripherals, for example, joining the traditional programmable logic area - design verification becomes increasingly challenging. Lab-based FPGA testing and bring-up alone are clearly insufficient, especially for safety-critical designs, and FPGA teams are adopting advanced design verification methodologies… FPGA Design Verification – Planning
-
KiCon 2023 Europe
Palexco Conference Center A Coruna, SpainKiCad Conference (KiCon) is the largest gathering of hardware users and developers using KiCad. Following the success of the first KiCon in 2019, at Chicago, this is the second annual KiCon, and the first one in Europe! If you are interested in KiCad, as a user, developer, or contributor, this is the right place to come! It will… KiCon 2023 Europe
12 events found.