-
Hot Chips 2023
Stanford University 471 Lagunita Drive, Stanford, CA, United StatesHot Chips 2023 (advance program) will be held as a hybrid conference with in-person attendance at Stanford University from August 27 to 29, 2023. Conference Format Hot Chips 2023 will… Hot Chips 2023
-
GlobalFoundries Technology Summit 2023
San Jose Marriott 301 S Market Street, San Jose, CA, United StatesRegister now and join us at GlobalFoundries Technology Summit 2023! GF Technology Summit (GTS) 2023 is our worldwide, annual series of technology-focused events. GTS brings together leaders from the commercial, business and… GlobalFoundries Technology Summit 2023
-
High-Speed Channel Signal Integrity Optimization
Join our webinar as we share new optimization techniques to improve the efficiency and performance of your designs. The Optimality™ Explorer in the the Clarity™ 3D workbench allows users to… High-Speed Channel Signal Integrity Optimization
-
UCIe-Based Chiplet Verification – from IP to SoC
Innovative die disaggregation technologies, enable a future where a catalog of chiplets will be available to mix and match based on the end application. The industry’s fastest emerging interconnect standard… UCIe-Based Chiplet Verification – from IP to SoC
-
Four Important Signal Integrity Principles Demonstrated with Virtual Prototypes
Signal integrity encompasses all the problems that arise when interconnects are not electrically transparent. One difficulty in understanding signal integrity principles is that these effects can't be seen, felt, or… Four Important Signal Integrity Principles Demonstrated with Virtual Prototypes
-
Accelerating Mainstream Adoption of Multi-Die Systems
Synopsys recently hosted a panel discussion with Ansys, Bosch, Intel, and Samsung to share their insights on the rapid adoption of multi-die systems. We invite you to the public broadcast… Accelerating Mainstream Adoption of Multi-Die Systems
-
Advanced Testbench for a Complex DUT
Abstract: Functional simulation using an HDL testbench is the de facto method for proving functional correctness of FPGA designs. In this three-part webinar series, we will present a step-by-step approach… Advanced Testbench for a Complex DUT
-
Advanced Testbench for a Complex DUT
Functional simulation using an HDL testbench is the de facto method for proving functional correctness of FPGA designs. In this three-part webinar series, we will present a step-by-step approach on… Advanced Testbench for a Complex DUT
-
IEEE SOCC 2023
Hyatt Regency Santa Clara 5101 Great America Parkway, Santa Clara, CA, United StatesSoCs and SiPs for Edge Intelligence and Accelerated Computing System-on-Chip (SoC) and System-in-Package (SiP) devices, comprising digital, analog, optical, RF, and Micro-Electro-Mechanical Systems (MEMS) are foundations of ubiquitous embedded high-performance computing (HPC). Such… IEEE SOCC 2023
-
Real Intent Static Sign-Off Seminar in Israel
VERT Lagoon Netanya, IsraelTime Topic Speaker 09:15 – 09:45 Check-in and light breakfast 09:45 – 10:00 Introduction of Real Intent and speakers Uri Farkash, Real Intent – Senior Sales Director 10:00 – 10:30… Real Intent Static Sign-Off Seminar in Israel
-
DVClub Europe – Cache Coherency Verification
This is to inform you that the next DVClub Europe meeting takes place on Tuesday 05th September with a theme of "Cache Coherency Verification". SoC cache coherency verification is one of the most… DVClub Europe – Cache Coherency Verification
-
Everything You Need to Know about SystemVerilog Arrays
This webinar gives a comprehensive guide to all aspects of SystemVerilog arrays: ordinary static arrays, dynamic arrays, queues and associative arrays. It also includes array methods and practical examples. Topics:… Everything You Need to Know about SystemVerilog Arrays
12 events found.