-
-
TSMC – North America Technology Symposium
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesJoin us and learn about: TSMC's smartphone, HPC, IoT, and automotive platform solutions TSMC's advanced technology progress on 5nm, 4nm, 3nm, 2nm processes and beyond TSMC's specialty technology breakthroughs on… TSMC – North America Technology Symposium
-
Advancing Magnetic Memory Technology with Atomistic Modeling
In this event, experts from Martin-Luther-Universitat Halle Wittenberg, University of York, and Synopsys QuantumATK will present how to use ab initio DFT modeling and atomistic spin dynamics simulations of MTJs… Advancing Magnetic Memory Technology with Atomistic Modeling
-
Maximize Performance and Efficiency of Multi-die Data Center Chip Designs with Arm CoreLink CMN-700 and Synopsys Platform Architect
This webinar will showcase the design, analysis, and optimization of a multi-die fabric architecture based on the next generation Arm® CoreLink™ CMN-700 interconnect, a high-performance cache coherent interconnect solution designed… Maximize Performance and Efficiency of Multi-die Data Center Chip Designs with Arm CoreLink CMN-700 and Synopsys Platform Architect
-
How Deep Data Analytics Accelerates SoC Time-To-Market by 6 Months
This webinar will cover how using deep data analytics: Accelerates time-to-market by 20-25% (equivalent to six months in this example), ensuring the product is first to market and able to capitalize… How Deep Data Analytics Accelerates SoC Time-To-Market by 6 Months
-
CadenceTECHTALK: System-Level Thermal Signoff from Chips Through to Racks
Today’s modern electronic designs require ever more functionality and performance to meet consumer demand. These challenges become more critical and complex when resistive losses in PCB and package structures are… CadenceTECHTALK: System-Level Thermal Signoff from Chips Through to Racks
-
The Path to 1.6TbE with 224G Ethernet PHY IP
The need for faster and more efficient Ethernet solutions has never been greater, as the demands of high-performance computing and the rise of big data continue to grow. Join us… The Path to 1.6TbE with 224G Ethernet PHY IP
-
The Power of VHDL’s VHPI
The programming interfaces of logic simulators are largely the domain of specialists writing proprietary tools and extensions and are only vaguely in the consciousness of many design and verification engineers,… The Power of VHDL’s VHPI
-
-
IEEE International Symposium on Hardware Oriented Security and Trust (HOST)
The DoubleTree by Hilton 2050 Gateway Place, San Jose, CA, United StatesIEEE International Symposium on Hardware Oriented Security and Trust (HOST) is the premier symposium that facilitates the rapid growth of hardware-based security research and development. Since 2008, HOST has served as… IEEE International Symposium on Hardware Oriented Security and Trust (HOST)
-
Design Robust IC Packages Faster Using In-Design SI/PI Analysis
IC package design teams and characterization teams have had a “throw-it-over-the-wall” relationship for decades, which often delays design releases by months. However, as signal integrity (SI) and power integrity (PI)… Design Robust IC Packages Faster Using In-Design SI/PI Analysis
-
SemIsrael Tech Webinar
Shine Chung Chairman Attopsemi Technology Revolutionary Metal I-fuse® OTP in FinFET Tech Umesh Sisodia CEO CircuitSutra Transforming Semiconductor Design Using SystemC Based Shift-left ESL Methodologies Roger Espasa CEO & FounderSemidynamics… SemIsrael Tech Webinar
-
TSMC – Austin Technology Workshop
Omni Barton Creek Resort & Spa 8312 Barton Club Drive, Austin, TX, United StatesJoin us and learn about: TSMC's smartphone, HPC, IoT, and automotive platform solutions TSMC's advanced technology progress on 5nm, 4nm, 3nm, 2nm processes and beyond TSMC's specialty technology breakthroughs on… TSMC – Austin Technology Workshop
-
Basic Testbench for a Simple DUT
Presenter: Espen Tallaksen, CEO of EmLogic Abstract Part 1: Functional simulation using an HDL testbench is the de facto method for proving functional correctness of FPGA designs. In this three-part… Basic Testbench for a Simple DUT
12 events found.