-
Advancing MRAM Technology with Atomistic Spin Dynamics Simulations
In this event, experts from Martin-Luther-Universitat Halle Wittenberg, University of York, and Synopsys QuantumATK will present how to use ab initio DFT modeling and atomistic spin dynamics simulations of MTJs… Advancing MRAM Technology with Atomistic Spin Dynamics Simulations
-
Requirements for Multi-Die System Success
Wednesday, May 24, 2023 and Thursday, May 25, 2023 The industry is moving to multi-die systems to benefit from the greater compute performance, increased functionality, and new levels of flexibility.… Requirements for Multi-Die System Success
-
Accelerate Coverage Closure and Debug with Synopsys AI-Driven Verification Solutions
Synopsys Webinar | Wednesday, May 24, 2023 | 10:00 - 10:45 a.m. IST Engineering resources are getting stretched thinner and thinner as design complexity increases. Automation is a significant driver… Accelerate Coverage Closure and Debug with Synopsys AI-Driven Verification Solutions
-
Don’t Take the Risk, Formally Verify Your RISC-V Cores
Synopsys Webinar | Thursday, May 25, 2023 | 9:00 a.m. PT According to a recent Semico Research report, the RISC-V Core IP market is expected to grow at a 34.9%… Don’t Take the Risk, Formally Verify Your RISC-V Cores
-
SiFive Maximizes Compute Density With Its RISC-V Processor Cores
IP vendor SiFive has been at the forefront of RISC-V’s rapidly growing adoption across a wide array of markets and applications. In this joint presentation with Ansys, SiFive will describe… SiFive Maximizes Compute Density With Its RISC-V Processor Cores
-
STAC Summit
New York Marriott Marquis 1535 Broadway, New York City, NY, United StatesSTAC Summits bring together CTOs and other industry leaders responsible for solution architecture, infrastructure engineering, application development, machine learning/deep learning engineering, data engineering, and operational intelligence to discuss important technical… STAC Summit
-
Advanced Testbench for a Simple DUT
Abstract: Functional simulation using an HDL testbench is the de facto method for proving functional correctness of FPGA designs. In this three-part webinar series, we will present a step-by-step approach… Advanced Testbench for a Simple DUT
-
Accelerate Software Innovation Through Target-Optimized Code Generation and Virtual Prototypes
Increasingly complex automotive systems are driving the need for new and powerful E/E architectures, and new technology is emerging that offers a significant computational increase compared to previous generation SoCs.… Accelerate Software Innovation Through Target-Optimized Code Generation and Virtual Prototypes
-
RISC-V Summit Europe
Barcelona Barcelona, SpainOn 5-9th June, in Barcelona, RISC-V Summit Europe brings together developers, architects, technical decision and policy makers from across European RISC-V ecosystem. Attendees from academia, research, SMEs, industry and open… RISC-V Summit Europe
-
Xcelium: The Key to Unlocking Unmatched Mixed-Signal Performance
Xcelium mixed-signal simulation enables teams to achieve digital simulation speeds of analog models and opens mixed-signal designs to advanced verification techniques typically applied within standard verification flows. Built on a… Xcelium: The Key to Unlocking Unmatched Mixed-Signal Performance
-
2023 Symposium on VLSI Technology and Circuits
Rihga Royal Hotel Kyoto, JapanVLSI Symposium is an international conference on semiconductor technology and circuits that offers an opportunity to interact and synergize on topics spanning the range from process technology to system-on-chip. We… 2023 Symposium on VLSI Technology and Circuits
-
International Microwave Symposium – IMS 2023
San Diego Convention Center 111 W. Harbor Drive, San Diego, CA, United StatesIMS will be presented in-person, 11-16 June 2023 in San Diego, CA. IMS is the flagship event in a week dedicated to all things microwaves and RF. The week also includes… International Microwave Symposium – IMS 2023
12 events found.