-
Learn How to Improve TFT-Based Flat Panel Designs with the Unique SmartSpice 4-Terminal TFT Model
Many TFT technologies in the market today are based on 4-terminal devices. In contrast, the SPICE simulators from other vendors can only support 3-terminal TFT compact models. Although one can model a 4-terminal TFT device using a 3-terminal TFT compact model, this scenario is far from ideal, can create a burden to the modeling team,… Learn How to Improve TFT-Based Flat Panel Designs with the Unique SmartSpice 4-Terminal TFT Model
-
Formal Verification of Registers and SoC Assembly in Collaboration with Jasper™ and OneSpin™
Learn how to formally verify your design by automatically generating SystemVerilog Assertions (SVA) for your block-level register specifications, chip-level RTL, and RTL connectivity at the SoC level using ARV-Formal™.
-
Webinar: FPGA Design Architecture Optimization
The FPGA design architecture is the single most important and primary factor in achieving development efficiency, quality and reliability. The difference between a good and a bad design architecture can be about 50% of the workload and a high degree of detected and undetected bugs. Most design architectures can be improved and optimized to increase… Webinar: FPGA Design Architecture Optimization
-
Navigating the Intersection of Safety and Security
Vehicle systems and the semiconductors used within them are some of the most complex electronics seen today. Ensuring these systems are both functionally safe and secure from cyberattacks is mission critical. Join Siemens and Rambus to discuss how to secure your automotive electronics and ensure these solutions meet the requirements of ISO 26262. In this… Navigating the Intersection of Safety and Security
-
ESDA CEO Outlook & Membership Meeting
Keysight 5301 Stevens Creek Blvd, Building 5, Santa Clara, United StatesThe evening begins at the Keysight office, Thursday, April 28, at 5:00pm with the ESD Alliance Annual Membership Meeting. You'll get an overview of the past year's activities and discover what's in store for 2022. The meeting flows directly into a Welcome Reception followed by the powerful CEO Outlook. Enjoy a lively, nourishing networking reception… ESDA CEO Outlook & Membership Meeting
-
SemiconIndia Conference 2022
ITC Gardenia 1, Residency Rd, Bengaluru, Indiahe inaugural ‘SemiconIndia 2022’ Conference is being organised by India Semiconductor Mission in partnership with industry and industry associations under the visionary leadership of Hon'ble Prime Minister Shri Narendra Modi with the aim to make India a global hub for Semiconductor Design, Manufacturing and Technology Development which will help propel the vision of India Semiconductor Mission. Theme: Catalyzing India’s Semiconductor… SemiconIndia Conference 2022
-
Siemens EDA – User2User
Santa Clara Marriott 2700 Mission College Blvd, Santa Clara, CA, United StatesSiemens EDA User2User North America U2U is your opportunity to learn, share and network with fellow technical experts who design leading-edge products using Siemens EDA tools. Dedicated to end-users of Siemens EDA solutions, this conference is free to attend and includes innovative keynotes from industry leaders, enriching technical sessions as well as a chance to… Siemens EDA – User2User
-
Signal and Power Integrity Analysis with Sigrity Aurora
Join Cadence Training and Principal Application Engineer Vladimir Papic for this free technical Training Webinar. Cadence® Sigrity™ Aurora is a signal and power integrity (SI/PI) analysis solution, tightly integrated into the Allegro® PCB design environment. Bridging the gap between design and analysis with In-Design Analysis (IDA) features, Sigrity Aurora reads and writes directly to the… Signal and Power Integrity Analysis with Sigrity Aurora
-
Rapidly Scale and Reduce Time-to-Market for Your Designs with Synopsys Cloud
Cloud has democratized access to increasing compute power by lowering barriers to entry, creating the flexibility to scale elastically, and enabling distributed workloads. But there is more to moving EDA to the cloud than simply swapping on-prem hardware for cloud; software needs the same license flexibility and elasticity to match. Learn how Synopsys Cloud’s disruptive… Rapidly Scale and Reduce Time-to-Market for Your Designs with Synopsys Cloud
-
Tackling Advanced Analog FinFET Front-End Design Challenges with Better Methodologies
Analog engineers adopting advanced FinFET technologies face many challenges that were not present when using planar transistors. Challenges in layout implementation have a direct impact on design specifications, and the luxury of over-margining is long gone. There are no third-order effects anymore, and managing layout effects, such as device and interconnect parasitics, variation, matching, and EM-IR,… Tackling Advanced Analog FinFET Front-End Design Challenges with Better Methodologies
-
FPGA Verification Architecture Optimization with UVVM
Presenter: Espen Tallaksen, CEO of EmLogic Thursday, May 5, 2022 Abstract: For most FPGA projects, over 50% of the overall project time is spent on verification. This time can be significantly reduced if the verification architecture is well-structured and developed with a focus on reuse. In this webinar, we will show you how to make… FPGA Verification Architecture Optimization with UVVM
-
Siemens – Realize LIVE Americas
Mandalay Bay 3950 South Las Vegas Boulevard, Las Vegas, NV, United StatesWhen it comes to learning about the latest tech trends, solving real business challenges, and hearing customer success stories on sustainable innovation, Realize LIVE is the place to be. Here are a few of the can’t-miss customer speakers taking the stage: George Bye CEO Bye Aerospace, Inc. Henrik Alfredsson Managing Director Aker Solutions Stay tuned… Siemens – Realize LIVE Americas
12 events found.