Siemens
Calendar of Events
S Sun
M Mon
T Tue
W Wed
T Thu
F Fri
S Sat
1 event,
SPIE Advanced Lithography + Patterning
Attend and hear research, challenges, and breakthroughs as you gather with colleagues in San Jose Join other leading researchers who are solving challenges in optical and EUV lithography, patterning technologies, metrology, and process integration for semiconductor manufacturing and adjacent applications. Five days of exciting content and connecting with your community Plenary talks Technical presentations Networking… Read More »SPIE Advanced Lithography + Patterning
2 events,
MWC 2024
Where technology, community and commerce converge MWC Barcelona is the largest and most influential event for the connectivity ecosystem. Whether you’re a global mobile operator, device manufacturer, technology provider, vendor, content owner, or are simply interested in the future of tech, you need to be here. Why? Because it’s the one time of year where… Read More »MWC 2024
3 events,
From code to solution: tools and tactics for aerospace fault code troubleshooting
From code to solution: tools and tactics for aerospace fault code troubleshooting
Join us in this insightful webinar as we delve into the world of aerospace and defense electrical fault code troubleshooting, unveiling the power of Capital™ Service Explorer. Discover innovative strategies to diagnose issues swiftly, minimizing downtime and optimizing product performance. Explore real-world examples showcasing how Capital Service Explorer facilitates the identification of commonalities among multiple… Read More »From code to solution: tools and tactics for aerospace fault code troubleshooting
3 events,
Manufacturing driven design – DFM within an Xpedition Flow
Manufacturing driven design – DFM within an Xpedition Flow
We often think of Design for Manufacturing (DFM) as the sole responsibility of the fabricator. Over the years, many OEMs have implemented DFM as a final check in their release process, but that approach does not prevent issues within a design from piling up and being left for a DFM engineer to identify and communicate… Read More »Manufacturing driven design – DFM within an Xpedition Flow
0 events,
0 events,
0 events,
1 event,
DVCon USA 2024
The Design & Verification Conference & Exhibition is the premier conference on the application of languages, tools, methodologies and standards for the design and verification of electronic systems and integrated circuits. The focus of this highly technical conference is on the practical aspects of these technologies and their use in leading-edge projects to encourage attendees… Read More »DVCon USA 2024
1 event,
1 event,
1 event,
0 events,
0 events,
0 events,
0 events,
0 events,
0 events,
1 event,
New Advanced Techniques for Reset Domain Crossing (RDC) Analysis
New Advanced Techniques for Reset Domain Crossing (RDC) Analysis
Designers increasingly use complex reset signaling architectures to meet high-performance, low-latency, and low-power requirements. Specifically, independent reset domains are created by complex reset sequences, reset circuitry, and the intermixing of IPs with different reset schemas, power-management domains, and security domains or functionality. This increase in reset signaling complexity is creating new RDC verification challenges that… Read More »New Advanced Techniques for Reset Domain Crossing (RDC) Analysis
0 events,
0 events,
0 events,
1 event,
GOMACTech 2024
GOMACTech was established primarily to review developments in microcircuit applications for government systems. Established in 1968, the conference has focused on advances in systems being developed by the Department of Defense and other government agencies and has been used to announce major government microelectronics initiatives such as VHSIC and MIMIC, and provides a forum for… Read More »GOMACTech 2024
1 event,
1 event,
1 event,
0 events,
0 events,
0 events,
0 events,
0 events,
1 event,
Reduce Gate-level Simulation Bring-up Time with Semi-formal X Verification
Reduce Gate-level Simulation Bring-up Time with Semi-formal X Verification
Gate-level simulations (GLS) are a crucial step in the verification of an ASIC/FPGA. GLS is used for verifying power-up, reset operation, timing, multi-cycle paths, and power estimation. However, GLS can be a bottleneck in the project cycle due to its complexity. The nature of a GLS can cause simulations to run much longer than the… Read More »Reduce Gate-level Simulation Bring-up Time with Semi-formal X Verification
0 events,
0 events,
0 events,
0 events,
0 events,
0 events,
1 event,
Siemens EDA User2User Conference
Engineer a smarter future, faster at Siemens EDA User2User Conference April 3-4, 2024 Santa Clara, CA. Join your colleagues from around the industry for a day of technical sessions, networking, keynote sessions, labs and more. User2User is free of charge for Siemens EDA customers and includes sessions, lunch, and parking. Technology tracks covering the latest… Read More »Siemens EDA User2User Conference