Skip to content

Aldec

Aldec October 21

Using OVL for Assertion-based Verification of Verilog and VHDL Designs

Open Verification Library (OVL) is a library of property checkers for digital circuit descriptions written in popular Hardware Description Languages and maintained by Accelera. The… Read More »Using OVL for Assertion-based Verification of Verilog and VHDL Designs

Aldec Sept 16

UVM for FPGAs (Part 2): Solving FPGA Verification Challenges with UVM

Abstract: Today’s FPGAs have become larger in logic density and can handle complex designs with multi-million system logic cells. The traditional verification techniques of simple… Read More »UVM for FPGAs (Part 2): Solving FPGA Verification Challenges with UVM