Skip to content

Cadence

Cadence, July 18, 2023

Automated Verification for Cache Coherent RISC-V SoCs

RISC-V SoC design complexity continues to increase and create new verification challenges. Private caches, shared caches, and shared main memory create potential caches/memory coherency problems… Read More »Automated Verification for Cache Coherent RISC-V SoCs

Cadence, July 13, 2023

Comprehensive Static Verification for FPGA and ASIC RTL Designers

As designs get increasingly complex, design teams are looking to find bugs earlier, to reduce rework and shorten time-to-market. The ultimate “shift left” is to… Read More »Comprehensive Static Verification for FPGA and ASIC RTL Designers