Skip to content

Tela Innovations – 1D Layout is Good For DFM

Neal Carney met with me on Monday afternoon to provide an update on what’s new at this hard IP company. They acquired Blaze DFM in the last year and are offering two products: PowerTrim and… 

Mephisto and Analog Design Automation

Mephisto Kenneth Francken, CEO at Mephisto explained how his tools will help make analog designers more efficient by helping them to do analog IP verification, IP migration and IP creation. This Belgium-based start-up kind of… 

CustomSIM and HSPICE

CustomSim & HSPICE Christopher Labrecque, Marketing Manager for Analog & Mixed Signal made a suite presentation on CustomSim which includes circuit simulators like: HSPICE, HSIM, NanoSim and XA. Fredrik Ivarsson, Senior Corporate AE demonstrated the… 

Methodics

I met with Simon Butler of Methodics, along with Joe Fowler of Fowler Communications to learn about how former Cadence people started the company to help hardware designers benefit from software methodologies. They define Design… 

Virtual IDM

What is a virtual IDM? To me it is the collaboration of ARM, Chartered, IBM, Samsung and Synopsys as they announced on Monday morning how they are collaborating on vertically optimized technology for 32nm and… 

Sunday at DAC

Sunday at DAC

I just met John Donovan, Editor with Low-Power Design. We’re on laptops blogging, tweeting and catching up on emails. Rick Stanton, Director of Strategy at Dassault Systems chatted with me about using social media in EDA. We both… 

Cadence R&D: Chi-Ping Hsu

On Tuesday I spoke with Chi-Ping Hsu, Senior VP of R&D for the Implementation Products Group about the direction that R&D is headed at Cadence. In 75 minutes we covered 52 corporate slides and I… 

New Logic Synthesis Vendor Unveiled

If your next design has 100 million gates then what tools are you going to use for logic synthesis? Until today you would be faced with breaking up your design into blocks and then stitching… 

Jasper Beefs Up Formal Verification

I talked with Holly Stump at Jasper by phone last week about their newest release of formal verification tools. Holly has worked before at Sequence and Precedence. Because formal tools examine the state space of… 

My List of DAC Exhibitors

I’ll be visiting the following list of EDA companies at DAC this year and writing what I learn about each one: ACCIT – Parallel SPICE, http://www.accit-newsystemsresearch.com/ Altos DA – Cell characterization, http://www.altos-da.com/ Analog Rails –…