IP
-
Silvaco UseRs Global Event (SURGE) 2023 – Japan
Silvaco UseRs Global Events (SURGE) bring together users, developers, and industry experts of the EDA, IP, and TCAD communities to understand new semiconductor technologies, innovative applications, and techniques for realizing advanced designs. Presentations A variety of presentations will cover semiconductor device simulation, circuit design and verification, and IP design. Roadmaps and exciting technology updates will… Silvaco UseRs Global Event (SURGE) 2023 – Japan
-
CMOS Circuit Techniques for Wireline Transmitters Part II
Synopsys Webinar – Part II In this 3-part Synopsys webinar series, we will present how hyperscale data centers are going through a paradigm shift with the advent of technologies like Artificial Intelligence (AI) and edge compute requiring hyperscale data centers to support exponential growth of data volume. This volume of network traffic demands an increase… CMOS Circuit Techniques for Wireline Transmitters Part II
-
Latest Innovations and Updates in ASICs with Efabless
In this webinar Jeff DiCorpo & Matt Venn will delve into the latest ASIC developments, including the game-changing OpenFrame – a new Caravel version expanding your design possibilities by 50%. Topics Include: OpenFrame - a new version of Caravel that gives 50% more area GPIO configuration questions The new cocotb testing framework IPM - The… Latest Innovations and Updates in ASICs with Efabless
-
IP-SoC Conference 23 – Grenoble
Hotel Europole 29 rue Pierre-Sémard, Grenoble, FranceA worldwide connected Event !! IP-SoC 2023 will be the 26th edition of the working conference fully dedicated to IP (Silicon Intellectual Property) and IP based electronic systems. The event is the annual opportunity for IP providers and IP consumers to share information about technology trends, innovative IP SoC products, Breaking IP/SoC News, Market evolution and… IP-SoC Conference 23 – Grenoble
-
Multi-Die System Verification with Siemens Avery UCIe VIP
Conventional monolithic SoCs are becoming a bottleneck for power, performance, and area (PPA), creating limitations for Data-intensive applications like high-performance computing (HPC), machine learning (ML) and artificial intelligence (AI), and for hyperscale data centers. These bottlenecks are challenging Moore’s law, hindering the industry’s ability to continue scaling designs. Chiplets are rapidly becoming the means to overcome… Multi-Die System Verification with Siemens Avery UCIe VIP
-
Silvaco UseRs Global Event (SURGE) 2023 – China
Silvaco UseRs Global Events (SURGE) bring together users, developers, and industry experts of the EDA, IP, and TCAD communities to understand new semiconductor technologies, innovative applications, and techniques for realizing advanced designs. Presentations A variety of presentations will cover semiconductor device simulation, circuit design and verification, and IP design. Roadmaps and exciting technology updates will… Silvaco UseRs Global Event (SURGE) 2023 – China
-
Accelerating New Product Introduction with Integrated End-to-End Analytics
Are you seeking to achieve dramatic gains in product time to market? This webinar will explore the combined solution of proteanTecs deep data analytics solutions and the PDF Solutions Exensio platform for rapid NPI. This 30-minute program will include a presentation and a LIVE DEMO of the integration of PDF Solutions' Exensio platform and proteanTecs' deep data analytics… Accelerating New Product Introduction with Integrated End-to-End Analytics
-
CMOS Circuit Techniques for Wireline Transmitters Part III
Synopsys Webinar – Part III In this 3-part Synopsys webinar series, we will present how hyperscale data centers are going through a paradigm shift with the advent of technologies like Artificial Intelligence (AI) and edge compute requiring hyperscale data centers to support exponential growth of data volume. This volume of network traffic demands an increase… CMOS Circuit Techniques for Wireline Transmitters Part III
-
Automated Power Intent Management Pre-synthesis for Large SoC Designs
With increasing chip design complexity, power intent management is becoming a requirement by chip designers. Power intent (UPF) databases are getting more and more complex and difficult to handle by designers without a reasonable level of automation. Query UPF databases, UPF creation and assembly are among the key capabilities to ease the implementation for complex… Automated Power Intent Management Pre-synthesis for Large SoC Designs
-
VLSID 2024
ITC Royal Bengal Kolkata, IndiaThe 37th International Conference on VLSI Design & the 23rd International Conference on Embedded Systems (VLSID 2024) are being held at Kolkata, India, during January 6-10, 2024. VLSID 2024 is returning to the city after 8 years since 2016. This flagship conference is bringing worldwide industry leaders, Indian and international industry bodies, and academic researchers in a… VLSID 2024
-
CES 2024
Las Vegas Covention and World Trade Center 3150 Paradise Rd, Las Vegas, NV, United StatesRegistration is now open for CES® 2024 — taking place Jan. 9-12, in Las Vegas. Flip the switch on global business opportunity with CES, where you can meet with partners, customers, media, investors, and policymakers from across the industry and the world all in one place. Don't miss your chance to be a part of the most powerful tech… CES 2024
-
RISC-V Day, Tokyo 2024 Winter
Ito International Research Center The University of Tokyo, Tokyo, JapanThe RISC-V Day Tokyo conference is the largest RISC-V event in Japan. The RISC-V Day Tokyo 2024 Winter conference will be held on Tuesday, January 16, 2024 from 9:00-17:00 JST (UTC+9) at the Ito International Research Center, The University of Tokyo. We will bring together excellent RISC-V-related technologies and products, as well as key people… RISC-V Day, Tokyo 2024 Winter