-
2022 IEEE 72nd Electronic Components and Technology Conference
The Sheraton San Diego Hotel and Marina 1380 Harbor Island Drive, San Diego, CA, United StatesThe Electronic Components and Technology Conference (ECTC) is the premier international event that brings together the best in packaging, components and microelectronic systems science, technology and education in an environment… 2022 IEEE 72nd Electronic Components and Technology Conference
-
ITherm 2022
Sheraton Hotel & Marina 1380 Harbor Island Drive, San Diego, CA, United StatesWelcome to ITherm 2022 The Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems May 31 - June 3, 2022 Sheraton Hotel & Marina San Diego, CA USA (Co-Located with ECTC)… ITherm 2022
-
ASYNC 2022 Summer School: Behavioral Design
The steering committee of the IEEE ASYNC symposium is organizing a summer school on asynchronous design. The goal of the school is to teach asynchronous chip design to students and… ASYNC 2022 Summer School: Behavioral Design
-
Embedded Applications Get a Helping Hand: Extensible Processor Architectures
Industry consolidation and cost streamlining eliminated many proprietary processor architectures and channeled alignment to a subset of standardized instruction set architectures (ISAs). Today, many embedded applications such as those found… Embedded Applications Get a Helping Hand: Extensible Processor Architectures
-
Customers Discuss Their Real World Use of High-Level Synthesis
Summary The focus of this seminar is to have real-world customers present their successes using Catapult High-Level Synthesis (HLS) in markets such as Automotive, 5G/Communications, Video/Imaging, AI/ML, and MEMs Sensors.… Customers Discuss Their Real World Use of High-Level Synthesis
-
CadenceLIVE 2022 – Silicon Valley
Cadence San Jose, CA, United StatesAre you driving design change or feel you’ve overcome challenges that could impact the electronic revolution? CadenceLIVE™ offers you an opportunity to tell your story. Showcase your expertise and offer… CadenceLIVE 2022 – Silicon Valley
-
From Virtual ECU to Real Vehicle: Continuous Testing of Functional Requirements
Today, most of the software functions in a car can be tested efficiently using virtual ECU models and DevOps engineering methods. However, final acceptance tests with real vehicles are still… From Virtual ECU to Real Vehicle: Continuous Testing of Functional Requirements
-
How to Eliminate Image Retention Issues with SmartSpice Flex Modeling
Image retention is a long-standing issue in the display community. To effectively solve this issue, or even to minimize its impact on their products, display manufacturers and consumer electronics vendors… How to Eliminate Image Retention Issues with SmartSpice Flex Modeling
-
5X Faster Equivalence Checking with Formality ML-driven DPX
Synopsys’ Fusion Compiler provides a broad spectrum of aggressive optimization techniques such as retiming, multibit banking and advanced data-path optimization that our designers want to take advantage of to achieve… 5X Faster Equivalence Checking with Formality ML-driven DPX
-
Better FPGA Verification with VHDL – Faster than “Lite” Verification Component Development with OSVVM
Some methodologies (or frameworks) are so complex that you need a script to create the initial starting point for writing verification components, test cases, and/or the test harness. SystemVerilog +… Better FPGA Verification with VHDL – Faster than “Lite” Verification Component Development with OSVVM
-
2022 IEEE SYMPOSIUM ON VLSI TECHNOLOGY AND CIRCUITS
Hilton Hawaiian Village 2005 Kālia Rd, Honolulu, HI, United StatesIn-person with on-demand content The 2022 IEEE Symposium on VLSI Technology and Circuits will be organized as a hybrid event with both live sessions on-site in the Hilton Hawaiian Village… 2022 IEEE SYMPOSIUM ON VLSI TECHNOLOGY AND CIRCUITS
-
ASYNC 2022 Summer School: Gate-level Design
The steering committee of the IEEE ASYNC symposium is organizing a summer school on asynchronous design. The goal of the school is to teach asynchronous chip design to students and… ASYNC 2022 Summer School: Gate-level Design
12 events found.