Skip to content
  • Jasper User Group 2022

    Cadence San Jose, CA, United States

    Ready to share and discuss the latest design and verification best practices with your peers from around the world? It’s time for our annual Jasper™ User Group Conference held on October 19 and 20 at the Cadence San Jose campus. This interactive, in-depth technical conference connects designers, verification engineers, and engineering managers from around the… Jasper User Group 2022

  • Best Practices to Achieve the Highest Performance using Xcelium Logic Simulator

    Simulator performance is critical owing to the exponentially increasing complexity of SoC designs and shrinking market time. Cadence® Xcelium™ is a leader in simulation performance, and we focus relentlessly on improving the core performance of the simulator. We keep developing new performance optimizations that are delivered with each new release of Xcelium. It is easy to achieve… Best Practices to Achieve the Highest Performance using Xcelium Logic Simulator

  • Optimizing Simulations for Efficient Coverage Collection

    Coverage is an essential part of any verification environment. Coverage can be simple as a statement and branch coverage, or it can be more complex as a covergroup with constrained-random tests. Implementation, collection and analysis of coverage on your designs might look challenging but with a few steps you can optimize your design flow to… Optimizing Simulations for Efficient Coverage Collection

  • The Dawn of AI Revolution in Chip Design

    Abstract: We are at the dawn of an AI revolution for every human activity including chip design. The AI revolution in chip design is absolutely necessary because of key macro trends influencing chip design and would further accelerate the AI revolution in all other fields. In this talk I will start with my personal journey… The Dawn of AI Revolution in Chip Design

  • The Applied Superconductivity Conference

    Hawaii Convention Center 1801 Kalākaua Ave, Honolulu, HI, United States

    The Applied Superconductivity Conference is the premier international conference on applied superconductivity and quantum computing. Engineers, scientists and industry representatives interested in developments related to the electronics and materials for superconductors that are involved in any type of quantum system should attend. ASC'22 Conference Chair's Statement Aloha to ASC 2022 in Hawaii! On behalf of… The Applied Superconductivity Conference

  • Arm DevSummit

    Palace of Fine Arts 3601 Lyon Street, San Francisco, CA, United States

    After two years of virtual networking, we’re thrilled to announce the return of Arm DevSummit in-person in October. As you’re a past attendee, we’re delighted to welcome you to this milestone event. Arm DevSummit is for people developing and deploying on Arm-based hardware. We want to give you, the future builders, the insight and edge… Arm DevSummit

  • TSMC 2022 OIP – California

    Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United States

    Join the TSMC 2022 Open Innovation Platform Ecosystem Forum and learn from OIP partners how to leverage their technology for your design challenges! Register Now Learn About: Emerging advanced node design challenges and corresponding design flows and methodologies for N3/N3E, N4/N4P, N5/N5A, N6/N7, N12e, N22, and 28eF technologies Latest 3DIC chip stacking and advanced packaging… TSMC 2022 OIP – California

  • Protium Enterprise Prototyping: Higher Productivity, Lower Costs

    Prototyping has become essential for chip and IP developers as they deal with exponentially greater testing requirements that come with growing design size, software content, and input data and workloads to run. The increasing complexity in prototyping has naturally increased costs, both in hardware, tools, and engineering talent.  For many projects, build-your-own prototypes are no… Protium Enterprise Prototyping: Higher Productivity, Lower Costs

  • Synopsys Technology Symposium 2022 – UK

    Hilton Reading Drake Way, Reading, United Kingdom

    Synopsys Northern Europe is hosting a Technical Symposium providing updates on all aspects of doing state of the art designs at emerging and established nodes. This event provides an opportunity for users to stay connected with the latest products and innovations as well as getting tips & tricks and best practices that our experts will… Synopsys Technology Symposium 2022 – UK

  • Silvaco – SURGE, North America

    Silvaco is pleased to invite you to join its annual Silvaco UseRs Global Event (SURGE), taking place virtually on October 27, 2022. SURGE brings the TCAD, EDA, and IP communities together to discuss new technologies, share users’ experiences, and discover innovative techniques for advanced semiconductor design. Everyone that registers will be entered to win one… Silvaco – SURGE, North America

  • Evaluating UCIe based multi-die architectures to meet timing and power constraints

    Multi-die architectures have evolved from proprietary to industry standard UCIe.  UCIe can accommodate the bulk of designs today from 8 Gbps per pin to 32 Gbps per pin for high-bandwidth applications from networking to Hyperscale data centers. To help your UCIe adoption journey, we present VisualSim Architect and the associated UCIe/PCIe6.0 IPs to explore and… Evaluating UCIe based multi-die architectures to meet timing and power constraints

  • ISTFA 2022

    Pasadena Convention Center 300 East Green Stret, Pasadena, CA, United States

    The demand for higher performance and lower power-consumption microelectronic devices has driven semiconductor technology to shrink continuously according to Moore’s Law. Furthermore, for latest technologies in nano realm, a new set of disruptive development in new structures and novel materials was introduced. Thus, defects causing semiconductor device failures have become smaller and more elusive. To… ISTFA 2022