-
CadenceLIVE Silicon Valley 2023
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesJoin us for CadenceLIVE™ Silicon Valley 2023, held on April 19-20 at the Santa Clara Convention Center. This annual user conference features peer presentations that offer solutions for today’s design challenges that will impact tomorrow’s products. CadenceLIVE brings together users, developers, and industry experts to connect, share ideas, and inspire design creativity. Attendees have the… CadenceLIVE Silicon Valley 2023
-
Taking the Risk out of RISC-V with Fast, Architecture-Driven, PPA Optimization
The use of the RISC-V ISA to develop processors for SoCs is a growing trend. An important driver is the ability to customize or create ISA and micro-architectural extensions to differentiate designs across application areas including AI, machine learning, automotive, data center, mobile, and consumer. Traditionally, designing proprietary cores with the right extensions has been… Taking the Risk out of RISC-V with Fast, Architecture-Driven, PPA Optimization
-
CICC 2023
Sponsored by IEEE and SSCS, the IEEE Custom Integrated Circuits Conference – CICC – is a premier conference devoted to IC development. The conference program is a blend of oral presentations, exhibits, panels and forums. The conference sessions present original first published technical work and innovative circuit techniques that tackle practical problems. CICC is the conference… CICC 2023
-
D&R IP-SoC Silicon Valley 2023
Hyatt Regency Santa Clara 5101 Great America Parkway, Santa Clara, CA, United StatesWhere : Hyatt Regency Santa Clara 5101 Great America Parkway, Santa Clara, CA D&R IP-SoC Silicon Valley 2023 Day is the unique worldwide Spring event fully dedicated to IP (Silicon Intellectual Property) and IP based Electronic Systems. IP-SoC providers, the seed of innovation in Electronic Industry, are invited to highlight their latest products and services… D&R IP-SoC Silicon Valley 2023
-
41st IEEE VLSI Test Symposium 2023
Hyatt Regency Mission Bay Spa & Marina 1441 Quivira Road, San Diego, CA, United StatesThe IEEE VLSI Test Symposium (VTS) explores emerging trends and novel concepts in test, validation, yield, reliability, and security of microelectronic circuits and systems. The symposium will take place on April 24-26, 2023, at the Hyatt Regency Mission Bay Spa & Marina, 1441 Quivira Road, San Diego, CA, USA. The program includes keynotes, scientific paper… 41st IEEE VLSI Test Symposium 2023
-
RSAConference 2023
Moscone Center 747 Howard Street, San Francisco, CA, United StatesWhere the World Talks Security™ Don’t miss the opportunity to take your knowledge and skills to the next level at RSAC 2023. Not sure if the complete Conference experience will work with your schedule and budget? We offer several pass options—including an On Demand Pass. But hurry, our final discount ends Friday, April 21! In… RSAConference 2023
-
The ROI of User Experience Design: Increase Sales and Minimize Costs
In today's competitive landscape for IoT, edge, and cloud solutions, User Experience (UX) design has become more crucial than ever in achieving customer and business goals. During this live webinar, we will explore how UX design affects everything from sales, customer retention, time-to-market, to internal support and development costs. We'll delve into key principles of… The ROI of User Experience Design: Increase Sales and Minimize Costs
-
DVClub Europe – Performance Testing and Analysis
Discuss the performance verification challenges posed by complex SoC with distributed cache from cluster, to interconnect to die-to-die. Agenda (BST) 12:00 Welcome and Introduction – Mike Bartley, Tessolve 12:00 Nick Heaton, Cadence Design Systems - SoC Verification in a Multi-chip, Multi-die world 12:30 TBD 13:00 TBD 13:30 Close Additional Information For additional information please visit… DVClub Europe – Performance Testing and Analysis
-
IP SoC Silicon Valley 23
Computer History Museum 1401 N. Shoreline Blvd, Mountain View, CA, United StatesD&R IP-SoC Silicon Valley 2023 Day is the unique worldwide Spring event fully dedicated to IP (Silicon Intellectual Property) and IP based Electronic Systems. IP-SoC providers, the seed of innovation in Electronic Industry, are invited to highlight their latest products and services and share their vision about the next innovation steps in the Electronic Industry.… IP SoC Silicon Valley 23
-
TSMC – North America Technology Symposium
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesJoin us and learn about: TSMC's smartphone, HPC, IoT, and automotive platform solutions TSMC's advanced technology progress on 5nm, 4nm, 3nm, 2nm processes and beyond TSMC's specialty technology breakthroughs on ultra-low power, RF, embedded memory, power management, sensor technologies, and more TSMC 3DFabric™ advanced packaging technology advancement on InFO, CoWoS®, and SoIC TSMC's manufacturing excellence,… TSMC – North America Technology Symposium
-
Advancing Magnetic Memory Technology with Atomistic Modeling
In this event, experts from Martin-Luther-Universitat Halle Wittenberg, University of York, and Synopsys QuantumATK will present how to use ab initio DFT modeling and atomistic spin dynamics simulations of MTJs to guide and accelerate the technological development of magnetic memory such as STT and SOT-MRAM. Investigating the potential of novel magnetic tunnel junction (MTJ) materials… Advancing Magnetic Memory Technology with Atomistic Modeling
-
Maximize Performance and Efficiency of Multi-die Data Center Chip Designs with Arm CoreLink CMN-700 and Synopsys Platform Architect
This webinar will showcase the design, analysis, and optimization of a multi-die fabric architecture based on the next generation Arm® CoreLink™ CMN-700 interconnect, a high-performance cache coherent interconnect solution designed for complex multi-die system-on-chip (SoC), such as those found in data centers. Attendees will learn how to use the Arm CMN-700 Performance Model in Synopsys… Maximize Performance and Efficiency of Multi-die Data Center Chip Designs with Arm CoreLink CMN-700 and Synopsys Platform Architect
12 events found.