-
Siemens EDA User2User Europe
Hilton Munich Airport Terminalstraße Mitte 20, 85356 München-Flughafen, Munich, GermanyU2U is your opportunity to learn, share and network with fellow technical experts who design leading-edge products using Siemens EDA tools. Dedicated to end-users of Siemens EDA solutions, this conference… Siemens EDA User2User Europe
-
AMBA AHB Subsystems and How to Customize, Secure, and Verify
AMBA is a set of interconnect specifications that standardizes on chip communication mechanisms between various functional blocks (or IP) for building SOC designs. Silvaco’s AMBA AHB subsystems provide the basic… AMBA AHB Subsystems and How to Customize, Secure, and Verify
-
An Efficient Method to Perform Functional ECO Using Formality ECO
During complex IP development, effort and time taken to perform a functional ECO is very high. It involves analysis and understanding of huge combinational and sequential blocks, and usually runs… An Efficient Method to Perform Functional ECO Using Formality ECO
-
An Easy Solution for Automated Register Verification
Learn how to stress-test your registers in simulation by automatically generating your entire UVM testbench and supporting Makefiles for complete register verification using ARV-Sim™.
-
Tackling Advanced Analog FinFET Back-End Design Challenges
The layout implementation of analog circuits in advanced FinFET technologies is becoming increasingly complex and challenging, with many new design rules to consider and multi-patterning, density rules, matching, and EM-IR… Tackling Advanced Analog FinFET Back-End Design Challenges
-
FPGA Design/Verification: Randomization
Randomization is very important for modern verification. Still, very few designers apply randomization sufficiently in their testbenches. This means they are missing out on a very important method for finding… FPGA Design/Verification: Randomization
-
Phil Kaufman Award Ceremony & Banquet
The GlassHouse 2 S Market Street, San Jose, CA, United StatesThe Phil Kaufman Award honors individuals who have had a demonstrable impact on the field of electronic system design through technology innovations, education/mentoring, or business or industry leadership. The award was… Phil Kaufman Award Ceremony & Banquet
-
Advantest VOICE 2022
OMNI Scottsdale Resort Scottsdale, AZ, United StatesVOICE Registration is sold out and the event is at full capacity. We apologize for any inconvenience. VOICE is a developer conference, created by test engineers for test engineers. Each… Advantest VOICE 2022
-
Embedded Vision Summit
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesThe premier event for practical, deployable computer vision and visual AI, for product creators who want to bring visual intelligence to products. The Summit attracts a global audience of technology… Embedded Vision Summit
-
Writing C/C++ Models for Efficient Datapath Validation Using VC Formal DPV
Wednesday, May 18, 2022 | 10:00 - 11:00 a.m. Pacific AI, Graphics, CPU, and many modern designs have arithmetic intensive blocks that are hard to verify with traditional techniques. Synopsys… Writing C/C++ Models for Efficient Datapath Validation Using VC Formal DPV
-
Conquer SI/PI Challenges and Reduce Time to Signoff for PCIe 6.0
The Peripheral Component Interconnect Express (PCIe®) high-speed interface has become the standard for computer expansion cards due to its high bandwidth combined with manageable component costs. However, the latest PCIe… Conquer SI/PI Challenges and Reduce Time to Signoff for PCIe 6.0
-
FPGA Design/Verification: Code, Functional and Specification Coverage
Functional coverage is often mentioned together with constrained-random verification, and this is a great combination. However, functional coverage is also very useful even if you have no randomization at all.… FPGA Design/Verification: Code, Functional and Specification Coverage
12 events found.