-
The Power of Verilog’s PLI and VPI for FPGA Designs
A logic simulator’s programming interfaces can be used for not only verifying logic IP but also the co-development of logic and embedded software. Our ‘Introducing Logic Simulator Programming Interfaces for… The Power of Verilog’s PLI and VPI for FPGA Designs
-
ASIC Design Using OpenROAD
UCSC Silicon Valley Extension 3175 Bowers Ave, Santa Clara, CA, United StatesJoin us for a free, half-day workshop on the key concepts of an ASIC design physical implementation flow using OpenROAD. OpenROAD delivers a fast, barrier-free, and low-cost RTL-to-GDS, no-human-in-loop flow for design… ASIC Design Using OpenROAD
-
-
Hannover Messe 2023
Hannover Expo-Plaza Hannover, GermanyExhibitors & Products Conference Program Networking AI & Machine Learning Carbon-neutral production Energy Management Hydrogen & Fuel Cells Industry 4.0
-
3rd Workshop on Open-Source Design Automation
Flanders Meeting & Convention Center Antwerp Antwerp, BelgiumCall for papers There is no doubt that proprietary EDA tools are successful, mature, and fundamental for hardware development. However, the “walled garden” approach created by closed-source tool flows can… 3rd Workshop on Open-Source Design Automation
-
CS International Conference
Sheraton Brussels Airport Hotel Brussels, Belgiumhe 13th CS International conference builds on the strengths of its predecessors, with around 40 leaders from industry and academia delivering presentations that fall within five key themes: Ultrafast Communication;… CS International Conference
-
Static Sign-Off Symposium 2023
DoubleTree Hotel 2050 Gateway Place, San Jose, CA, United StatesAdvanced Static Sign-Off Methodologies Leading SoC designers will share their advanced static sign-off methodologies and best practices to support first-silicon design goals, along with results achieved in accelerating early functional… Static Sign-Off Symposium 2023
-
CadenceLIVE Silicon Valley 2023
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesJoin us for CadenceLIVE™ Silicon Valley 2023, held on April 19-20 at the Santa Clara Convention Center. This annual user conference features peer presentations that offer solutions for today’s design… CadenceLIVE Silicon Valley 2023
-
Taking the Risk out of RISC-V with Fast, Architecture-Driven, PPA Optimization
The use of the RISC-V ISA to develop processors for SoCs is a growing trend. An important driver is the ability to customize or create ISA and micro-architectural extensions to… Taking the Risk out of RISC-V with Fast, Architecture-Driven, PPA Optimization
-
-
D&R IP-SoC Silicon Valley 2023
Hyatt Regency Santa Clara 5101 Great America Parkway, Santa Clara, CA, United StatesWhere : Hyatt Regency Santa Clara 5101 Great America Parkway, Santa Clara, CA D&R IP-SoC Silicon Valley 2023 Day is the unique worldwide Spring event fully dedicated to IP (Silicon… D&R IP-SoC Silicon Valley 2023
-
41st IEEE VLSI Test Symposium 2023
Hyatt Regency Mission Bay Spa & Marina 1441 Quivira Road, San Diego, CA, United StatesThe IEEE VLSI Test Symposium (VTS) explores emerging trends and novel concepts in test, validation, yield, reliability, and security of microelectronic circuits and systems. The symposium will take place on… 41st IEEE VLSI Test Symposium 2023
12 events found.
