Calendar of Events
|
Sunday
|
Monday
|
Tuesday
|
Wednesday
|
Thursday
|
Friday
|
Saturday
|
|---|---|---|---|---|---|---|
|
0 events,
|
1 event,
-
The FPGA Front Runners event will be hosted by Renishaw at their venue in Wotton-under-Edge. The event will focus on “Using AI in development and product for FPGA”. If you are interested in speaking at this event please email mike.bartley@techworks.org.uk Topics for talks: What AI support is being built into the FPGA fabrics? How are… TechNES FPGA Front Runner Event |
2 events,
The CXL Consortium is looking forward to hosting the first Compute Express Link® (CXL®) DevCon from April 30 – May 1, 2024, in Santa Clara, California! CXL DevCon is a unique opportunity for our Members to learn directly from CXL technology experts. Attendees will participate in CXL technical training, view available products and technology demonstrations,… CXL DevCon 2024
-
3D IC (2.5D/3D) designs are on the rise. Design for Test (DFT) for chiplets must be general purpose so they can be tested stand alone and easy to test after assembly into 2.5D or 3D devices. In this webinar you will learn how to use Tessent Multi-die and still adhere to standards like IEEE 1149.1,… DFT for chiplets & 3D ICs using Tessent Multi-die |
1 event,
|
3 events,
-
08:30 – 09:30 Registration & Partner Pavilion 09:30 – 09:40 Welcome & Opening Remarks 09:40 – 10:00 Market Outlook – Powering AI Together 10:00 – 10:30 Advanced Technology Leadership 10:30 – 11:00 Coffee Break & Ecosystem Pavilion 11:00 – 11:25 Specialty Technology Leadership 11:25 – 11:50 Manufacturing Excellence 11:50 – 13:00 Lunch & Ecosystem Pavilion… TSMC 2024 Technology Workshop – Austin
-
Combining market-leading design-for-test (DFT) technologies with best-in-class netlist synthesis allows you to achieve DFT success more quickly. Many customers, including those for emulation and IC test, have challenges with scaling architectures. This webinar describes how Siemens emulation and silicon test solutions can work together to provide a smart DFT plug-and-play architecture for Veloce ICs. The… Smart methods for DFT chip architecture & validation
-
Keysight is excited to announce the next destination stops of our EDA Connect World Tour: Austin, TX and Burlington, MA. Save the dates for our upcoming events in Austin, TX on May 2 or Burlington, MA on May 16, where we'll explore the future of AI in 6G to 3D Module integration. These technical sessions promise to recharge your… Keysight EDA Connect Tour – Austin |
0 events,
|
0 events,
|
|
0 events,
|
0 events,
|
2 events,
ChipEx2024, the largest annual event of the Israeli semiconductor industry, will be held on May 7-8, 2024 in Tel Aviv, Israel. ChipEx2024 showcases companies including manufacturers, developers and suppliers of advanced hardware technologies & services. It also includes a technical seminar where the world's leading experts address the industry's most relevant issues. The event is… ChipEx 2024
-
User2User is the perfect opportunity to learn, share and network with fellow technical experts who design leading-edge products using Siemens EDA tools. Dedicated to end-users of Siemens EDA solutions, this conference is free to attend and includes innovative keynotes from industry leaders, enriching technical sessions as well as a chance to network with colleagues and… User2User Europe 2024 |
1 event,
|
5 events,
-
08:30 – 09:30 Registration & Partner Pavilion 09:30 – 09:40 Welcome & Opening Remarks 09:40 – 10:00 Market Outlook – Powering AI Together 10:00 – 10:30 Advanced Technology Leadership 10:30 – 11:00 Coffee Break & Ecosystem Pavilion 11:00 – 11:25 Specialty Technology Leadership 11:25 – 11:50 Manufacturing Excellence 11:50 – 13:00 Lunch & Ecosystem Pavilion… TSMC Technology Workshop 2024 – Boston
-
Antenna/RF design problems often involve the optimization of many variables, requiring numerous evaluations (EM simulations) using traditional optimization methods. Design engineers need an intelligent, accurate, and easy-to-use simulation platform and analysis solution that reduces repetitive design cycles while increasing user productivity and efficiency. Leveraging an advanced AI-enabled methodology, the Cadence Optimality Intelligent System Explorer delivers… AI-Driven 3D System Analysis & Optimization for EM Antenna/RF Problems
-
Power is the biggest factor impacting semiconductors from custom silicon to CPU/GPU products. System-level Power modeling and simulation is needed to measure power accurately and efficiently. The scope of power studies has expanded to include the software, thermal and generation to feed into the UVM/UPF methodology. At this Webinar we will highlight a new system-level… Cracking the Power Code: Innovative Approach to SoC Power Optimization |
0 events,
|
0 events,
|
|
0 events,
|
1 event,
Our workshop will feature content including, but not limited to, the following areas: Artificial Intelligence & Machine Learning (AI / ML) Continuing Education & Workforce Development Designing with Field Programmable Gate Arrays (FPGAs) / Systems on a Chip (SoCs) / New Devices FPGA & SoC Assurance Guidelines and Standards On-Orbit Experiments & Model Validation Radiation… SEE, MAPLD 2024 |
4 events,
Did you know that simulation helped Pratt & Whitney design a game-changing engine architecture that has saved aircraft operators over a million gallons in fuel? Or that sustainable energy start-up Amogy is using simulation to build a novel, portable, carbon-free energy system to convert ammonia into renewable fuel that will power green transportation solutions of the future? Or that… Ansys – Simulation World 2024
-
Agenda Europe Technology Symposium *The agenda is subject to change 08:30 – 09:30 Registration & Ecosystem Pavilion 09:30 – 09:40 Welcome & Opening Remarks 09:40 – 10:20 CEO Perspectives 10:20 – 10:40 Market Update and Outlook 10:40 – 11:10 Technology Leadership 11:10 – 11:30 Coffee Break & Ecosystem Pavilion 11:30 – 11:55 Manufacturing Excellence 11:55… TSMC 2024 Technology Symposium – Europe
-
Open-source hardware in the European Chips Act Matthew Xuereb, European Commission Free and open-source semiconductor ecosystem Luca Alloatti, Free Silicon Foundation ETS Open-source EDA software and semiconductor design Jean-Paul Chaput, Sorbonne University, Coriolis Foundation European roadmap on the advancement of open-source EDA tools Rihards Novickis, Latvian Institute of Electronics and Computer Science |
3 events,
-
In the world of space applications, reliability is paramount. As the space sector continues to experience rapid growth and evolution, new challenges are emerging to meet the demands of various mission types and requirements, such as robust functional safety protections, high reliability, and dependable operation. Join us for an exclusive panel discussion hosted by Lattice… Innovative Technologies, Tools, and Methodologies for Space Applications |
4 events,
-
As AI is redefining communication and connectivity, your ability to design, simulate, and test — using an intelligent and automated workflow — is what will set you apart. Join us for a half-day event that brings together top industry experts and innovators to explore modern RF circuit and system design, including advanced topics like phased… Keysight EDA Connect Tour – Burlington
-
IR drop closure is becoming a major challenge for designers on advanced nodes. The number of violations at signoff has increased significantly, leading to longer turnaround time (TAT) or violations being waived. To solve this challenge, IR drop needs to be addressed early in the implementation phase with an automated IR prevention and fixing methodology.… AI-Driven EM-IR Design Closure |
1 event,
|
0 events,
|
|
0 events,
|
0 events,
|
3 events,
The Summit attracts a global audience of technology professionals from companies developing computer vision and edge AI-enabled products including embedded systems, cloud solutions and mobile applications. Why Attend? It's a First-Rate Program with Powerful Insights into Practical Perceptual AI. Join us for three days of learning—from tutorials to Deep-Dive Day, covering the latest technical insights,… Embedded Vision Summit 2024
-
Embassy Suites by Hilton, LAX South 1440 East Imperial Avenue El Segundo, CA 90245 +1 (310) 640-3600 This event is in-person only -- there is no support for remote participation. Agenda 9:30 – 10:00 Registration and Check-in Coffee and networking with your peers. 10:00 – 10:05 Welcome / Intro Todd Holbrook | Sr. Application Engineering Manager,… Verification Academy Live: El Segundo
-
In recent years, the semiconductor industry has experienced a breakthrough in the onset of 2.5D and 3D chiplet-based products. These products promise to extend the limits of Moore’s Law while demolishing limitations on speed and capacity for our highest tiers of compute. But for all the adulation we heap upon the 3DIC paradigm, we seemingly… The Next Generation of 3DIC Interposer/InFO Design |
6 events,
-
The revolution in AI triggers an increased awareness for application-specific instruction-set processors (ASIPs). These processors implement a specialized instruction-set architecture (ISA) tailored to the AI application domain, often starting from a baseline such as the RISC-V ISA. ASIPs can replace traditional fixed-function hardware accelerators, thereby introducing software-programmability in the AI acceleration domain, and thus more… Accelerating AI Applications Using Custom RISC-V based SIMD/VLIW DSPs
-
In 2021 Siemens EDA released CDC Assist. CDC Assist is an ML powered feature that empowers users to configure, debug, and close CDC on designs more rapidly. Following the success of CDC Assist, Siemens introduced RDC Assist in 2023. Using the same ML technology in CDC Assist, RDC Assist dramatically improves the time and… Questa RDC Assist – Improving designer productivity and enabling faster RDC verification closure with machine learning
-
Manufacturing issues can be a big reason why your project timelines get derailed and even result in costly failures. By understanding common errors that occur while designing or creating your fabrication and assembly documentation, you can avoid making the same mistakes on future designs. With access to over 80 comprehensive Design for Test (DFT), Design… Addressing the Challenges of PCB Design for Manufacturing |
3 events,
-
Be sure to register for this high tech security webinar. You’ll learn how to identify threat scenarios quickly and why a model-based, system-oriented solution is needed to protect your hardware. Overview Connected vehicles offer a range of benefits, such as real-time data sharing, app-to-car connectivity, advanced driver assistance systems (ADAS), and critical safety features like… 5 New Ways to Maximize Your Hardware Security Resilience
-
Siemens Digital Industries Software 12348 High Bluff Drive, Suite 250 San Diego, CA 92130 +1 (512) 221-7460 This event is in-person only -- there is no support for remote participation. Agenda 9:30 – 10:00 Registration and Check-in Coffee and networking with your peers. 10:00 – 10:05 Welcome / Intro Mel Pratt | Sr. Application Engineering… Verification Academy Live: San Diego |
0 events,
|
0 events,
|
|
0 events,
|
0 events,
|
2 events,
-
Get the latest on: TSMC's industry-leading HPC, smartphone, IoT, and automotive platform solutions TSMC’s advanced technology progress on 5nm, 4nm, 3nm, 2nm processes and beyond TSMC’s specialty technology breakthroughs on ultra-low power, RF, embedded memory, power management, sensor technologies, and more TSMC 3DFabric™ advanced packaging technology advancement on InFO, CoWoS®, and TSMC-SoIC® TSMC’s manufacturing excellence,… TSMC 2024 China Technology Symposium
-
Connect with industry experts, academics, and enthusiasts for discussions on FV in Israel. Explore new developments from top semiconductor firms, advanced EDA tools, and academic research. Engage with leaders, exchange insights, and help shape the future of FV in Israel and globally. Distinguished Speaker Dadi Perlmutter Technology and social entrepreneur and former VP at Intel |
1 event,
-
Synopsys' SLM PVT Monitor (process detector, voltage monitor, temperature sensor) IP can collect voltage, temperature, and process parameters from different blocks within the IC in real time. These data can be analyzed and used to take meaningful action to optimize the performance of the chip at any stage of silicon lifecycle. This webinar focuses on… Reimagining Synopsys SLM PVT Monitoring IP for Advanced Node GAA Process |
2 events,
-
In today's fast-paced technological landscape, seamless integration between design and simulation tools is crucial for accelerating product development cycles and ensuring optimal performance of electronics, especially RF systems. Siemens Xpedition and Ansys HFSS stand as pillars in their respective domains, offering powerful capabilities for electronic design and electromagnetic simulation. In this live conversation, Sara Louie… Optimizing connectivity between Xpedition and HFSS for RF systems design
-
Many automotive applications require processing workloads with minimum latency and precise timing budgets. This is especially true for safety-critical applications like adaptive cruise control and anti-lock braking, where human life may be jeopardized. These systems require processing elements that can respond to events within specific (predictable) time constraints. System reliability and availability depend on the… Addressing Real-Time Workloads in Automotive Applications with Efficient ARC-V Processors |
0 events,
|
0 events,
|