VIP
SemIsrael Tech Webinar
Stay Tuned... Advanced RISC-V processor verification and methodologies This talk will outline the latest advances in RISC-V functional verification to address the demands of high-reliability and automotive applications, including the innovations in processor designs with features such as: out-of-order pipelines, hardware multi-threading, multi-hart, custom extensions and advanced privileged modes, plus vector accelerators. Key updates will… SemIsrael Tech Webinar
Protocol and Memory Interface Verification in the Shrinking World of 3DIC
Emerging 2.5D and 3DIC packaging technologies enable more design complexity, and bring some new verification challenges. We look at how to scale your verification capability to match and how to plan ahead for verification of die-to-die interconnect protocols such as UCIe and memory verification with HBM. Packaging technologies for 2.5D and 3DIC are becoming more… Protocol and Memory Interface Verification in the Shrinking World of 3DIC
Unleashing Innovation with UCIe
Exploring the Next Frontier in Chip Integration Webinar Agenda : Introduction to all UCIe layers Decrypting FLITs, PHY Trainings, Bring up flows FDI-RDI , main band and side band FLIT transfers etc. Implementation of Stacks-Arbiter, Retry mechanism & Retimer implementations Showcasing UCie FLIT transfer flow between multidies Enhancements done in UCIe 1.1 Who Should Attend:… Unleashing Innovation with UCIe
Multi-Die System Verification with Siemens Avery UCIe VIP
Conventional monolithic SoCs are becoming a bottleneck for power, performance, and area (PPA), creating limitations for Data-intensive applications like high-performance computing (HPC), machine learning (ML) and artificial intelligence (AI), and for hyperscale data centers. These bottlenecks are challenging Moore’s law, hindering the industry’s ability to continue scaling designs. Chiplets are rapidly becoming the means to overcome… Multi-Die System Verification with Siemens Avery UCIe VIP
Comprehensive CXL 3.0 Verification Solution for High-Bandwidth and Low-Latency Connectivity
Join us for a deep dive into the most comprehensive CXL Verification IP solution available in the market that targets 1.1, 2.0 and 3.0, Siemens Avery CXL Verification IP. Compute Express Link (CXL) is an open industry-standard interconnect offering coherency and memory semantics using high- bandwidth, low-latency connectivity between host processor and devices such as… Comprehensive CXL 3.0 Verification Solution for High-Bandwidth and Low-Latency Connectivity
Verification Academy Live: Westford (Boston Area)
Westford Regency Inn and Conference Center 219 Littleton Rd, Westford, MA, United StatesWestford Regency Inn and Conference Center 219 Littleton Rd Westford, MA 01886 +1 (978) 692-8200 This event is in-person only -- there is no support for remote participation. Agenda 9:30 – 10:00 Registration and Check-in Coffee and networking with your peers. 10:00 – 10:05 Welcome / Intro Todd Holbrook | Sr. Application Engineering Manager, Functional… Verification Academy Live: Westford (Boston Area)
Verification Academy Live: Huntsville
Siemens Training Center 360E Quality Circle, Suite 500, Huntsville, AL, United StatesSiemens Training Center 360E Quality Circle, Suite 500 Huntsville, AL 35806 +1 (256) 705-2501 This event is in-person only -- there is no support for remote participation. Agenda 9:30 – 10:00 Registration and Check-in Coffee and networking with your peers. 10:00 – 10:05 Welcome / Intro Todd Holbrook | Sr. Application Engineering Manager, Functional Verification… Verification Academy Live: Huntsville
Questa Formal Verification IP AMBA: Achieve Protocol Compliance in Designs
Delve into how Questa Formal Verification IP (VIP) for the AMBA protocol ensures that designs incorporating AMBA adhere strictly to the protocol; all without the need for simulation. The solution integrates comprehensive protocol knowledge and provides user-friendly interfaces, significantly reducing the setup time for verification environments. Optimized for top-tier performance and scalability, Questa Formal VIP… Questa Formal Verification IP AMBA: Achieve Protocol Compliance in Designs
Verifying the next generation High Bandwidth Memory controllers for AI and HPC applications
High Bandwidth Memory (HBM) has revolutionized AI, machine learning, and High-Performance Computing by significantly increasing data transfer speeds and alleviating performance bottlenecks. The introduction of next-generation HBM4 is especially transformative, enabling faster training and execution of complex AI models. JEDEC has announced that the HBM4 specification is nearing finalization. In this webinar, you will learn how… Verifying the next generation High Bandwidth Memory controllers for AI and HPC applications
Verification Academy Live: Austin
Top Golf Austin 2700 Esperanza Crossing, Austin, TX, United StatesOverview This seminar will update you on technologies and techniques you can adopt to increase your verification productivity today. Specifically, we will cover: How the new AI/ML paradigm shift across the industry is enabling functional verification productivity gains. Protocol and memory verification solutions you need for your next silicon verification project. Data-driven verification with automated… Verification Academy Live: Austin