Skip to content

Doulos

Verification Futures Conference 2024 UK

Verification Futures Conference 2024 UK

The Verification Futures conference provides a unique blend of conference presentations, exhibitions, training and industry networking sessions dedicated to discussing the challenges faced in hardware… Read More »Verification Futures Conference 2024 UK

Cadence

Happy Hanukkah, Merry Christmas – 2023

Previous years: 2022 2021 2020 2019 2018 2017 2016 The @AgileAnalog team would like to send Season’s Greetings to all our customers and partners across the globe. It has been another… Read More »Happy Hanukkah, Merry Christmas – 2023

Doulos, September 20, 2023

Maximize Design Productivity using Vivado ML with SystemVerilog

Although SystemVerilog is perhaps most widely used in the context of hardware verification, it also contains many features directly relevant to FPGA hardware designers. We… Read More »Maximize Design Productivity using Vivado ML with SystemVerilog

Doulos, June 23, 2023

Dealing with Complexity in Formal through Abstraction and Reduction

In the world of formal verification, abstractions along with design reductions, help reduce the state space and make it easier for formal to converge on… Read More »Dealing with Complexity in Formal through Abstraction and Reduction