Skip to content
Aldec, Verification

FPGA Design Verification – Advanced Methods

Abstract As FPGA technology continues to evolve – to provide us with full-blown SoCs with CPU, GPU, and high-speed peripherals, for example, joining the traditional programmable logic area – design verification becomes increasingly challenging. Lab-based… FPGA Design Verification – Advanced Methods

Aldec, Verification

FPGA Design Verification – Advanced Testbench Implementation

Abstract As FPGA technology continues to evolve – to provide us with full-blown SoCs with CPU, GPU, and high-speed peripherals, for example, joining the traditional programmable logic area – design verification becomes increasingly challenging. Lab-based… FPGA Design Verification – Advanced Testbench Implementation

Aldec, Verification

FPGA Design Verification – Planning

As FPGA technology continues to evolve – to provide us with full-blown SoCs with CPU, GPU, and high-speed peripherals, for example, joining the traditional programmable logic area – design verification becomes increasingly challenging. Lab-based FPGA… FPGA Design Verification – Planning