Skip to content

Verilog

Agnisys, August 18, 2022

Centralized Register Design and Verification from a Golden Specification

Learn how to bring the ease of a document editor to your system architects and designers to create an executable specification using IDesignSpec™. This specification… Read More »Centralized Register Design and Verification from a Golden Specification

Aldec October 21

Using OVL for Assertion-based Verification of Verilog and VHDL Designs

Open Verification Library (OVL) is a library of property checkers for digital circuit descriptions written in popular Hardware Description Languages and maintained by Accelera. The… Read More »Using OVL for Assertion-based Verification of Verilog and VHDL Designs