-
Embedded Applications Get a Helping Hand: Extensible Processor Architectures
Industry consolidation and cost streamlining eliminated many proprietary processor architectures and channeled alignment to a subset of standardized instruction set architectures (ISAs). Today, many embedded applications such as those found in artificial intelligence (AI), automotive and storage segments require increased bandwidth and memory address space expansion. As Moore’s law slows, design teams seek different ways… Embedded Applications Get a Helping Hand: Extensible Processor Architectures
-
Customers Discuss Their Real World Use of High-Level Synthesis
Summary The focus of this seminar is to have real-world customers present their successes using Catapult High-Level Synthesis (HLS) in markets such as Automotive, 5G/Communications, Video/Imaging, AI/ML, and MEMs Sensors. The companies who will be presenting are: Google (Video/Imaging) NASA-JPL (Video/Imaging) NVIDIA (Video/Imaging) NVIDIA Research (AI/ML) NXP Semiconductors (Automotive) STMicroelectronics (MEMS Sensors) Viosoft (5G/Communications) In… Customers Discuss Their Real World Use of High-Level Synthesis
-
CadenceLIVE 2022 – Silicon Valley
Cadence San Jose, CA, United StatesAre you driving design change or feel you’ve overcome challenges that could impact the electronic revolution? CadenceLIVE™ offers you an opportunity to tell your story. Showcase your expertise and offer tips to address the complexities and challenges that engineers face today. CadenceLIVE Silicon Valley features peer presentations that highlight solutions, using Cadence® products, for today’s… CadenceLIVE 2022 – Silicon Valley
-
From Virtual ECU to Real Vehicle: Continuous Testing of Functional Requirements
Today, most of the software functions in a car can be tested efficiently using virtual ECU models and DevOps engineering methods. However, final acceptance tests with real vehicles are still mandatory, even though they are expensive and time-consuming. The prevalent problem is the gap between automated virtual methods and manual testing, which further increases costs… From Virtual ECU to Real Vehicle: Continuous Testing of Functional Requirements
-
How to Eliminate Image Retention Issues with SmartSpice Flex Modeling
Image retention is a long-standing issue in the display community. To effectively solve this issue, or even to minimize its impact on their products, display manufacturers and consumer electronics vendors need to simulate this effect at the SPICE level. However, image retention is a result of dynamic device effects that cannot be modeled by other… How to Eliminate Image Retention Issues with SmartSpice Flex Modeling
-
5X Faster Equivalence Checking with Formality ML-driven DPX
Synopsys’ Fusion Compiler provides a broad spectrum of aggressive optimization techniques such as retiming, multibit banking and advanced data-path optimization that our designers want to take advantage of to achieve maximum PPA. Our expectation from production quality Equivalence checking is to be able to complete verification with minimal efforts and the fastest turn-around-time. This presentation… 5X Faster Equivalence Checking with Formality ML-driven DPX
-
Better FPGA Verification with VHDL – Faster than “Lite” Verification Component Development with OSVVM
Some methodologies (or frameworks) are so complex that you need a script to create the initial starting point for writing verification components, test cases, and/or the test harness. SystemVerilog + UVM is certainly like this. There are even several organizations that propose that you use their "Lite" or "Easy" approach. Creating a verification component (VC)… Better FPGA Verification with VHDL – Faster than “Lite” Verification Component Development with OSVVM
-
2022 IEEE SYMPOSIUM ON VLSI TECHNOLOGY AND CIRCUITS
Hilton Hawaiian Village 2005 Kālia Rd, Honolulu, HI, United StatesIn-person with on-demand content The 2022 IEEE Symposium on VLSI Technology and Circuits will be organized as a hybrid event with both live sessions on-site in the Hilton Hawaiian Village to enable networking opportunities, and on-demand sessions to allow access to selected talks and panels to those who cannot travel. The five-day event will include:… 2022 IEEE SYMPOSIUM ON VLSI TECHNOLOGY AND CIRCUITS
-
ASYNC 2022 Summer School: Gate-level Design
The steering committee of the IEEE ASYNC symposium is organizing a summer school on asynchronous design. The goal of the school is to teach asynchronous chip design to students and practitioners interested in digital hardware design. Participants will learn how to design asynchronous circuits at the behavioral level, gate level, and physical design level using… ASYNC 2022 Summer School: Gate-level Design
-
Increase Efficiency and Reduce Risks with IC and Package Co-Design Flows
System designers face increasing challenges to meet technical specification and time-to-market requirements. While process nodes continue to shrink, the complexity of packages continue to grow. Large pin counts of flipped and rotated ICs may accidentally lead to I/O misalignment between die and package. Consequently, disjointed design tools and flows provide a serious risk for product… Increase Efficiency and Reduce Risks with IC and Package Co-Design Flows
-
How Static and Dynamic IR Drop Analysis Can Help PCB Designs Challenges
As boards become smaller and faster, the environment for thermal issues becomes increasingly challenging. The thermal management of significant resistive losses in PCB and package structures is critical, especially because these resistive losses are also temperature-dependent, making dynamic and static IR drop analysis crucial in addressing the performance and capacity challenges of such designs. Join… How Static and Dynamic IR Drop Analysis Can Help PCB Designs Challenges
-
Functional Verification to Fault Simulation: Considerations and Efficient Bring-Up
Electronic systems in automobiles are growing rapidly in size, complexity, and critical functionality. As a result, functional safety verification is emerging as an essential requirement for automotive SoC and IP designs. In order to assure that even the most stringent safety standards are met at a faster pace, comprehensive and fast fault injection and simulation… Functional Verification to Fault Simulation: Considerations and Efficient Bring-Up
12 events found.