-
Methodics User Group
As a result of the pandemic, many semiconductor organizations started looking at cloud solutions to support remote team members. But moving semiconductor design workflows to cloud has several challenges — security concerns, cloud access controls, employees unfamiliar with the technology, and more. Learn more about cloud-based semiconductor design and how to conquer these challenges. Checkout… Methodics User Group
-
Virtual Prototyping Day 2022
May 11, 2022 | 9:00am – 12:00pm PT Join us at Virtual Prototyping Day 2022 to hear about the latest deployed virtual prototyping innovations. This event highlights applications from around the world using the latest virtual prototyping technology, covering applications from automotive, AI, and data center domains. Industry leaders will share their experiences… Virtual Prototyping Day 2022
-
Arm and Cadence: Achieving Best Silicon Power, Performance, and Area
How do you deal with design requirements that span high performance, energy-efficient computing, and high-reliability implementation? To realize these goals, you need optimal design flows to deliver the best power, performance, and reliability. Join Cadence and Arm virtually for CadenceCONNECT: Arm and Cadence – Achieving Best Silicon Power, Performance, and Area. Learn about: High-performance design… Arm and Cadence: Achieving Best Silicon Power, Performance, and Area
-
Silicon Leadership Summit
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesThe 2022 Silicon Leadership Summit will be hosted as the first in-person live event since early 2020. The SLS is GSA’s technology and business conference, an unique platform that brings together executives across the expanded semiconductor ecosystem at the intersection of semiconductors, software, systems, solutions, and services for thought leadership, and collaborative dialogue, providing deep… Silicon Leadership Summit
-
Siemens EDA User2User Europe
Hilton Munich Airport Terminalstraße Mitte 20, 85356 München-Flughafen, Munich, GermanyU2U is your opportunity to learn, share and network with fellow technical experts who design leading-edge products using Siemens EDA tools. Dedicated to end-users of Siemens EDA solutions, this conference is free to attend and includes innovative keynotes from industry leaders, enriching technical sessions as well as a chance to network with colleagues and peers.… Siemens EDA User2User Europe
-
AMBA AHB Subsystems and How to Customize, Secure, and Verify
AMBA is a set of interconnect specifications that standardizes on chip communication mechanisms between various functional blocks (or IP) for building SOC designs. Silvaco’s AMBA AHB subsystems provide the basic interconnect and functional subsystems enabling SOC designers to target products such as IoT Devices, Medical Devices, Industrial Controllers, Wireless Gateways, and many more applications. These… AMBA AHB Subsystems and How to Customize, Secure, and Verify
-
An Efficient Method to Perform Functional ECO Using Formality ECO
During complex IP development, effort and time taken to perform a functional ECO is very high. It involves analysis and understanding of huge combinational and sequential blocks, and usually runs into multiple iterations if done manually. For example: the physical netlist multibit register mapping could be different and Synopsys IC Compiler II would not be… An Efficient Method to Perform Functional ECO Using Formality ECO
-
An Easy Solution for Automated Register Verification
Learn how to stress-test your registers in simulation by automatically generating your entire UVM testbench and supporting Makefiles for complete register verification using ARV-Sim™.
-
Tackling Advanced Analog FinFET Back-End Design Challenges
The layout implementation of analog circuits in advanced FinFET technologies is becoming increasingly complex and challenging, with many new design rules to consider and multi-patterning, density rules, matching, and EM-IR concerns. These challenges can translate to longer layout turnaround times and reduced productivity. Join this CadenceTECHTALK to learn about silicon-proven technologies that improve layout engineering… Tackling Advanced Analog FinFET Back-End Design Challenges
-
FPGA Design/Verification: Randomization
Randomization is very important for modern verification. Still, very few designers apply randomization sufficiently in their testbenches. This means they are missing out on a very important method for finding potential bugs in their design, and as a result their products have significantly more undetected bugs. Randomization can be used in many ways, but it… FPGA Design/Verification: Randomization
-
Phil Kaufman Award Ceremony & Banquet
The GlassHouse 2 S Market Street, San Jose, CA, United StatesThe Phil Kaufman Award honors individuals who have had a demonstrable impact on the field of electronic system design through technology innovations, education/mentoring, or business or industry leadership. The award was established as a tribute to Phil Kaufman, the late industry pioneer who turned innovative technologies into commercial businesses that have benefited electronic designers. Time 6:30… Phil Kaufman Award Ceremony & Banquet
-
Advantest VOICE 2022
OMNI Scottsdale Resort Scottsdale, AZ, United StatesVOICE Registration is sold out and the event is at full capacity. We apologize for any inconvenience. VOICE is a developer conference, created by test engineers for test engineers. Each year, the VOICE Developer Conference unites semiconductor test professionals representing the world's leading integrated device manufacturers (IDMs), foundries, fabless semiconductor companies and outsourced semiconductor assembly… Advantest VOICE 2022
12 events found.