Calendar of Events
S Sun
M Mon
T Tue
W Wed
T Thu
F Fri
S Sat
5 events,
PIC International Conference
The 6th PIC International conference will build on the success of its predecessors, with industry-leading insiders delivering more than 30 presentations spanning four sectors. Attendees at the two-day conference will gain an up-to-date overview of the status of the global photonics industry, and will have the opportunity to meet many other key players within the… Read More »PIC International Conference
Balancing analog layout parasitics in MOSFET differential pairs
Balancing analog layout parasitics in MOSFET differential pairs
We have another #Pulsic webinar coming soon! This time we are taking a good look into MOSFET differential pairs with Paul Clewes. In this webinar, Paul will look at how to achieve a carefully balanced differential pair layout and consider the layout effects that impact the performance of a differential pair. Along the way, Paul will demonstrate… Read More »Balancing analog layout parasitics in MOSFET differential pairs
TSMC 2022 Technology Symposium – Israel
TSMC 2022 Technology Symposium – Israel
Israel Technology Workshop (In-Person Event) Date June 28, 2022 (Tuesday) Time 9:30a.m. - 4:30p.m. Venue Daniel Herzliya Hotel Ramat Yam St 60, Herzliya, Israel Europe Technology Symposium (Online VOD Event) Date June 30, 2022 (Thursday) Website link to be announced in June Get the latest on: TSMC’s smartphone, HPC, IoT, and automotive platform solutions TSMC’s… Read More »TSMC 2022 Technology Symposium – Israel
Develop and Verify Designs Using a Silicon Photonics Platform with Integrated Lasers
Develop and Verify Designs Using a Silicon Photonics Platform with Integrated Lasers
As the optical transceiver market moves from 400GBs to 800GBs, many complex analog components are required to assemble energy efficient and cost-effective optical modules. At this joint webinar we will use an 800G-DR8 PIC design case study to show how to accurately develop Photonic Integrated Circuit (PIC) designs with a focus on co-simulating and synthesizing… Read More »Develop and Verify Designs Using a Silicon Photonics Platform with Integrated Lasers
2 events,
Optimizing Fault Simulations with Formal Analysis to Achieve ASIL Compliance for Automotive Designs
Optimizing Fault Simulations with Formal Analysis to Achieve ASIL Compliance for Automotive Designs
Most safety critical SoCs, such as those developed for automotive driver aid systems, require ASIL-D compliance. ASIL-D is the highest grade in the ISO 26262 Standard’s risk classification system, required less than 1% Single Point Fault. According to the ISO 26262 Standard, fault campaign on the targeted designs is the recommended methodology to generate FMEDA… Read More »Optimizing Fault Simulations with Formal Analysis to Achieve ASIL Compliance for Automotive Designs
3 events,
TSMC 2022 Technology Symposium – China, Virtual
TSMC 2022 Technology Symposium – China, Virtual
Date June 30, 2022 (Thursday) Time Starts at 9:00 a.m. Website link to be announced in June Get the latest on: TSMC's smartphone, HPC, IoT, and automotive platform solutions TSMC's advanced technology progress on 5nm, 4nm, 3nm processes and beyond TSMC's specialty technology breakthroughs on ultra-low power, RF, embedded memory, power management, sensor technologies, and… Read More »TSMC 2022 Technology Symposium – China, Virtual
Silvaco Flow Helps Designing and Simulating Pixel Arrays in Flat Panel Displays and Detectors
Silvaco Flow Helps Designing and Simulating Pixel Arrays in Flat Panel Displays and Detectors
Designers of flat panel displays and detectors often rely on a variety of point tools from different EDA vendors that make the design flow discontinuous and difficult to integrate. These challenges, together with specific advanced display technology requirements, are addressed by the seamless and unique Silvaco TCAD-EDA flow. This webinar highlights how leading display and… Read More »Silvaco Flow Helps Designing and Simulating Pixel Arrays in Flat Panel Displays and Detectors
Introduction to OpenCPI (US)
Introduction to OpenCPI (US)
The Open Component Portability Infrastructure (OpenCPI) is an open source software (OSS) framework for developing and executing component-based applications on heterogeneous systems. By targeting heterogeneous systems, the framework supports development and execution across diverse processing technologies including GPPs (general purpose processors), FPGA (field programmable gate arrays), and GPUs (graphics processing units) assembled into mixed systems.… Read More »Introduction to OpenCPI (US)
1 event,
RIOS Open-source Hardware IP Licensing and Policy Workshop
RIOS Open-source Hardware IP Licensing and Policy Workshop
IOS Lab is excited to announce that the first international legal conference on open tech and IP will be held on July 1st, 2022 (GMT+8). The main themes of the 2022 conference are open hardware licensing, litigation protections and open source policies. Some of the most prominent and high-profile speakers and representatives from a wide… Read More »RIOS Open-source Hardware IP Licensing and Policy Workshop
1 event,
22nd IEEE Nano
The 22nd IEEE International Conference on Nanotechnology (IEEE-NANO 2022) will be held from 4th to 8th of July, 2022, at the Campus of Balearic Islands University (UIB) in Palma, the capital of Balearic Islands, Spain. IEEE-NANO is the flagship IEEE international conference on Nanotechnology, which has been a successful annual conference since 2001. Recent conferences were held… Read More »22nd IEEE Nano
2 events,
FPGA-Conference Europe
FPGAs have made a regular evolutional leap forward in terms of new approaches and solutions for both hardware- and software developers. The FPGA Conference Europe, organized by ELEKTRONIKPRAXIS and the FPGA training center PLC2, is addressing that progress across all major manufacturers. It focusses on user-oriented, practically applicable solutions that developers can quickly integrate into… Read More »FPGA-Conference Europe
4 events,
FSiC 2022 – Free Silicon Conference
The 2022 Free Silicon Conference (FSiC) will take place in Paris (Sorbonne) on July 7,8,9 2022 (Thursday to Saturday). This event will build on top of the 2019 edition. The conference will connect experts and enthusiasts who want to build a complete Free and Open Source CAD ecosystem for designing analog and digital integrated circuits. The conference will… Read More »FSiC 2022 – Free Silicon Conference
Driving Low-Power Design with High-Level Synthesis
Driving Low-Power Design with High-Level Synthesis
With the growth in computing at the edge driven by the explosion of battery-powered smart devices, designing for low power is mission-critical to product success. Numerous techniques, spanning all stages of design, are employed to reduce power. Since many of the low-power design techniques come at a cost in performance, the key design challenge continues… Read More »Driving Low-Power Design with High-Level Synthesis
2 events,
59th DAC
The Design Automation Conference (DAC) is the premier event devoted to the design and design automation of electronic systems and circuits. DAC focuses on the latest methodologies and technology advancements in electronic design. Get ready for 59th DAC returning to San Francisco, California this July 10-14 at the Moscone West Center. Join researchers, designers, practitioners,… Read More »59th DAC
Design Automation Conference, 2022
The Design Automation Conference (DAC) is recognized as the premier event for the design and design automation of electronic chips to systems. DAC offers outstanding training, education, exhibits and superb networking opportunities for designers, researchers, tool developers and vendors. The conference is sponsored by the Association for Computing Machinery (ACM) and the Institute of Electrical… Read More »Design Automation Conference, 2022
3 events,
SEMICON West 2022 Hybrid
SEMICON West Is This Year's Biggest Stage For the Latest Technologies and Solutions in Semiconductor Design & Manufacturing Thousands of attendees, hundreds of exhibit booths, a full slate of technical programs covering the complete semiconductor design/manufacturing supply chain, plus the chance to network and connect in person again! No wonder there’s such a buzz around… Read More »SEMICON West 2022 Hybrid
4 events,
Digital Engineering Best Practices for Aerospace & Defense
Digital Engineering Best Practices for Aerospace & Defense
Register for this Cadence TECHTALK™ webinar, where senior director of solutions marketing Frank Schirrmeister will discuss how commercial electronics hardware companies use cutting-edge design techniques to ensure that their hardware/software designs work as intended prior to fabrication. This ensures that hardware is built right the first time, in an affordable, sustainable, and agilely modernizable fashion.… Read More »Digital Engineering Best Practices for Aerospace & Defense
4 events,
Overcoming PCIe 6.0 System Integration and Pre-Silicon Validation Challenges
Overcoming PCIe 6.0 System Integration and Pre-Silicon Validation Challenges
PCIe, the most popular interconnect in compute, AI and storage systems, is now offering faster data rate, higher performance, lower power and lower latency than the previous generation. Because of these reasons and the addition of PAM-4 signaling, challenges such as signal integrity, power integrity, implementation, IP integration and more must be considered when designing… Read More »Overcoming PCIe 6.0 System Integration and Pre-Silicon Validation Challenges
1 event,
Rambus Design Summit 2022
Join us at Rambus Design Summit Back for its third year, the Rambus Design Summit is a virtual conference focused on the selection and implementation of chip and IP solutions for the data center, edge, automotive and IoT devices including the acceleration and security of AI/ML applications. Hear our technology leaders give their insights on… Read More »Rambus Design Summit 2022
1 event,
From Cross-Platform Specification to Code Generation at the Enterprise Level
From Cross-Platform Specification to Code Generation at the Enterprise Level
Learn how to capture your register and sequence specifications for IPs and SoCs from the individual IP to the enterprise level using IDS-NextGen™ .
1 event,
Complete STA Workshop with OpenSTA
In this program you will get access to: 10 hours of training videos access for the lifetime Access to reading material with sample codes for the lifetime 1.5hr Q/A sessions every day of the workshop Telegram Cohort Group for the duration of the workshop to ask questions doubts Assignments and labs to with instructor help… Read More »Complete STA Workshop with OpenSTA
2 events,
AI-Driven Verification: Saving Time with Verdi Regression Debug Automation
AI-Driven Verification: Saving Time with Verdi Regression Debug Automation
Analyzing the thousands of failures from daily regression runs is a manual, tedious, and error-prone process. The process can significantly impact quality-of-results, time-to-results and cost-of-results. The Synopsys Verdi® Regression Debug Automation (RDA) is an artificial intelligence (AI) driven verification technology for automating the process of finding the root causes of failures in the design under… Read More »AI-Driven Verification: Saving Time with Verdi Regression Debug Automation
2 events,
EMC+SIPI 2022
EMC+SIPI 2022 leads the industry in providing state-of-the-art education on EMC and Signal Integrity and Power Integrity techniques. On behalf of the IEEE EMC Society, I invite you to join us over August 1-5, 2022 in beautiful Spokane, Washington for our annual symposium. After two years of virtual symposia, we are looking forward to meeting… Read More »EMC+SIPI 2022
3 events,
Flash Memory Summit
Program It is ideal for consumer applications such as cellphones, digital cameras, and music players, and is also useful in computers, communications systems, and military/defense applications. It can replace hard disks for storage in applications where its higher cost is balanced by its smaller size, greater ruggedness, and lower power consumption. The summit consists of:… Read More »Flash Memory Summit
4 events,
Advanced Physical Design using OpenLANE/Sky130
Physical Design or PnR (Place and Route) is the core of any IC design cycle. From a RTL netlist to final tape-out, each phase of PnR brings it’s own challenges and surprises. “What are these challenges?” “What is the process?” “Can I build a chip of my own?”- If you have these questions and if… Read More »Advanced Physical Design using OpenLANE/Sky130
4 events,
A Smart and Automatic Assembly and Connections for SoCs
A Smart and Automatic Assembly and Connections for SoCs
Learn how to automatically assemble and connect IPs from many different sources at your SoC level using SoC Enterprise™. This includes automatic generation of components such as aggregators, bridges, channels, bus fabrics, muxes, etc. wherever needed.