Skip to content
Aldec, June 9, 2022

Better FPGA Verification with VHDL – Faster than “Lite” Verification Component Development with OSVVM

Some methodologies (or frameworks) are so complex that you need a script to create the initial starting point for writing verification components, test cases, and/or the test harness.  SystemVerilog + UVM is certainly like this.… 

Aldec, March 10, 2022

Using SVA for Requirements-Based Verification of Safety-Critical FPGA Designs

Requirements-based verification (RBV) is a popular verification process for FPGA designs used in safety-critical systems. The effectiveness of RBV is limited by the quality and precision of the requirements. Verification techniques such as constrained random…