Skip to content

PCIe

Synopsys, July 14, 2022

Overcoming PCIe 6.0 System Integration and Pre-Silicon Validation Challenges

PCIe, the most popular interconnect in compute, AI and storage systems, is now offering faster data rate, higher performance, lower power and lower latency than… Read More »Overcoming PCIe 6.0 System Integration and Pre-Silicon Validation Challenges

Aldec, February 10, 2022

Verification of PCIe-based FPGA Designs Requiring DO-254 Compliance (US)

PCIe-based FPGA designs are becoming popular within avionics systems. However, the verification of such designs for DO-254 compliance with design assurance level (DAL) A or… Read More »Verification of PCIe-based FPGA Designs Requiring DO-254 Compliance (US)

synopsys, december 8, 2021

PCIe 6.0 From IP to Interconnect in High-Performance Computing

ABSTRACT: PCI Express (PCIe) is one of the most popular interface technologies in the world. Interconnects for high-performance computing (HPC) in the data center, cloud… Read More »PCIe 6.0 From IP to Interconnect in High-Performance Computing

rambus siemens

CXL and IDE: Important Considerations of Protecting High Speed Interconnects

In a few short years, CXL (Compute Express Link) has evolved from an idea to a rapidly proliferating low latency interconnect standard being adopted into… Read More »CXL and IDE: Important Considerations of Protecting High Speed Interconnects

Defending the Cloud: PCIe and CXL Data Security for High-Performance Computing

Defending the Cloud: PCIe and CXL Data Security for High-Performance Computing

Cloud computing is going through a significant overhaul and continues to grow globally with increasing presence of hyperscale cloud providers for big data, high-performance computing… Read More »Defending the Cloud: PCIe and CXL Data Security for High-Performance Computing

Synopsys September 15

How Synopsys Interface IP and Arm Interoperate to Accelerate System IO and Memory Performance

In this webinar, Synopsys and Arm describe how their recent collaboration helps maximize system performance and shorten Arm-based SoC design cycles. Learn how to minimize… Read More »How Synopsys Interface IP and Arm Interoperate to Accelerate System IO and Memory Performance

%d bloggers like this: