Skip to content

Chip Design Mag

Dermott Lynch

Silicon Frontline: F3D – Fast 3D Extraction for IC Designs

WhoDermott Lynch, VP of Sales and Marketing Overview May of 2009 introduced Silicon Frontline as a full-chip 3D extraction company, more accurate than pattern-based extraction tools. Notes News – TSMC has adopted Silicon Frontline in their AMS… 

DAC Panel Session in the Pavilion – All About SPICE

Hot and SPICEy: Users Review Different Flavors of SPICE and Fast SPICE Topic Area: Analog/Mixed-Signal/RF Design Tuesday, June 15, 2010 Time: 4:30 PM — 5:15 PM Location: Booth #694 Summary: Are you one of the… 

Parallel SPICE Circuit Simulator Gets Award

A SPICE simulation running on a single thread or single core can take hours, days or weeks to complete. Re-writing a SPICE tool to harness multi-threaded or multi-core architecture makes a lot of sense because… 

Tanner EDA adds Analog IC Layout Automation

I talked with Nicholas Williams of Tanner EDA by phone yesterday to learn more about a new product called HiPer DevGen. Their first two analog IC generators are for: Differential pairs Current mirrors Q: Why… 

CiraNova

Ciranova Adds CSR

I’ve been watching for several years now and the claims of Ciranova to automate analog layout are certainly coming true. Today they proudly talked about CSR using their Helix and PyCells tools for some very…