Jasper User Group 2022
Cadence San Jose, CA, United StatesReady to share and discuss the latest design and verification best practices with your peers from around the world? It’s time for our annual Jasper™ User Group Conference held on… Read More »Jasper User Group 2022
Best Practices to Achieve the Highest Performance using Xcelium Logic Simulator
Simulator performance is critical owing to the exponentially increasing complexity of SoC designs and shrinking market time. Cadence® Xcelium™ is a leader in simulation performance, and we focus relentlessly on improving the… Read More »Best Practices to Achieve the Highest Performance using Xcelium Logic Simulator
Optimizing Simulations for Efficient Coverage Collection
Coverage is an essential part of any verification environment. Coverage can be simple as a statement and branch coverage, or it can be more complex as a covergroup with constrained-random… Read More »Optimizing Simulations for Efficient Coverage Collection
The Dawn of AI Revolution in Chip Design
Abstract: We are at the dawn of an AI revolution for every human activity including chip design. The AI revolution in chip design is absolutely necessary because of key macro… Read More »The Dawn of AI Revolution in Chip Design
The Applied Superconductivity Conference
Hawaii Convention Center 1801 Kalākaua Ave, Honolulu, HI, United StatesThe Applied Superconductivity Conference is the premier international conference on applied superconductivity and quantum computing. Engineers, scientists and industry representatives interested in developments related to the electronics and materials for… Read More »The Applied Superconductivity Conference
Arm DevSummit
Palace of Fine Arts 3601 Lyon Street, San Francisco, CA, United StatesAfter two years of virtual networking, we’re thrilled to announce the return of Arm DevSummit in-person in October. As you’re a past attendee, we’re delighted to welcome you to this… Read More »Arm DevSummit
TSMC 2022 OIP – California
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesJoin the TSMC 2022 Open Innovation Platform Ecosystem Forum and learn from OIP partners how to leverage their technology for your design challenges! Register Now Learn About: Emerging advanced node… Read More »TSMC 2022 OIP – California
Protium Enterprise Prototyping: Higher Productivity, Lower Costs
Prototyping has become essential for chip and IP developers as they deal with exponentially greater testing requirements that come with growing design size, software content, and input data and workloads… Read More »Protium Enterprise Prototyping: Higher Productivity, Lower Costs
Synopsys Technology Symposium 2022 – UK
Hilton Reading Drake Way, Reading, United KingdomSynopsys Northern Europe is hosting a Technical Symposium providing updates on all aspects of doing state of the art designs at emerging and established nodes. This event provides an opportunity… Read More »Synopsys Technology Symposium 2022 – UK
Silvaco – SURGE, North America
Silvaco is pleased to invite you to join its annual Silvaco UseRs Global Event (SURGE), taking place virtually on October 27, 2022. SURGE brings the TCAD, EDA, and IP communities… Read More »Silvaco – SURGE, North America
Evaluating UCIe based multi-die architectures to meet timing and power constraints
Multi-die architectures have evolved from proprietary to industry standard UCIe. UCIe can accommodate the bulk of designs today from 8 Gbps per pin to 32 Gbps per pin for high-bandwidth… Read More »Evaluating UCIe based multi-die architectures to meet timing and power constraints
ISTFA 2022
Pasadena Convention Center 300 East Green Stret, Pasadena, CA, United StatesThe demand for higher performance and lower power-consumption microelectronic devices has driven semiconductor technology to shrink continuously according to Moore’s Law. Furthermore, for latest technologies in nano realm, a new… Read More »ISTFA 2022