Calendar of Events
|
Sunday
|
Monday
|
Tuesday
|
Wednesday
|
Thursday
|
Friday
|
Saturday
|
|---|---|---|---|---|---|---|
|
1 event,
Hot Chips 2023 (advance program) will be held as a hybrid conference with in-person attendance at Stanford University from August 27 to 29, 2023. Conference Format Hot Chips 2023 will be a hybrid conference. You may register to attend virtual or in-person. The conference venue is the Dinkelspiel Auditorium on the Stanford University Conference. Sunday… Hot Chips 2023 |
1 event,
|
3 events,
Register now and join us at GlobalFoundries Technology Summit 2023! GF Technology Summit (GTS) 2023 is our worldwide, annual series of technology-focused events. GTS brings together leaders from the commercial, business and research worlds to understand the latest technology challenges and opportunities, and partner to create the most innovative applications and solutions. GTS 2023 Highlights This year's… GlobalFoundries Technology Summit 2023
-
Join our webinar as we share new optimization techniques to improve the efficiency and performance of your designs. The Optimality™ Explorer in the the Clarity™ 3D workbench allows users to navigate the design space with a panoramic view that can compensate for many years of engineering experience with an AI/ML-based optimization engine. During our webinar,… High-Speed Channel Signal Integrity Optimization |
3 events,
-
Innovative die disaggregation technologies, enable a future where a catalog of chiplets will be available to mix and match based on the end application. The industry’s fastest emerging interconnect standard called Universal Chiplet Interconnect Express (UCIe) enables end users to combine chiplets with different functionality and technology nodes to develop highly sophisticated electronic chips. Hence,… UCIe-Based Chiplet Verification – from IP to SoC
-
Signal integrity encompasses all the problems that arise when interconnects are not electrically transparent. One difficulty in understanding signal integrity principles is that these effects can't be seen, felt, or heard. Visualizing the fields using 3D full wave simulations helps to build intuition immediately. While visualization is no substitute for understanding the electromagnetic principles at… Four Important Signal Integrity Principles Demonstrated with Virtual Prototypes |
3 events,
-
Synopsys recently hosted a panel discussion with Ansys, Bosch, Intel, and Samsung to share their insights on the rapid adoption of multi-die systems. We invite you to the public broadcast of the panel where each company shares their view on the groundbreaking technology, what challenges lie ahead, and how companies can realize the promise of… Accelerating Mainstream Adoption of Multi-Die Systems
-
Abstract: Functional simulation using an HDL testbench is the de facto method for proving functional correctness of FPGA designs. In this three-part webinar series, we will present a step-by-step approach on how to architect a testbench – progressing from basic to advanced techniques. We will first use a simple DUT then go to a more… Advanced Testbench for a Complex DUT
-
Functional simulation using an HDL testbench is the de facto method for proving functional correctness of FPGA designs. In this three-part webinar series, we will present a step-by-step approach on how to architect a testbench – progressing from basic to advanced techniques. We will first use a simple DUT then go to a more complex… Advanced Testbench for a Complex DUT |
0 events,
|
0 events,
|
|
0 events,
|
0 events,
|
3 events,
SoCs and SiPs for Edge Intelligence and Accelerated Computing System-on-Chip (SoC) and System-in-Package (SiP) devices, comprising digital, analog, optical, RF, and Micro-Electro-Mechanical Systems (MEMS) are foundations of ubiquitous embedded high-performance computing (HPC). Such systems will provide solutions in communication, entertainment, medical and smart mobility technologies underpinning emerging “Digital Societies”. Recent advances in systems, packaging and process technologies are… IEEE SOCC 2023
-
Time Topic Speaker 09:15 – 09:45 Check-in and light breakfast 09:45 – 10:00 Introduction of Real Intent and speakers Uri Farkash, Real Intent – Senior Sales Director 10:00 – 10:30 Keynote Speaker Dr. Prakash Narain, Real Intent – President and CEO 10:30 – 10:45 An Overview Static Sign-off Dr. Prakash Narain, Real Intent – President… Real Intent Static Sign-Off Seminar in Israel
-
This is to inform you that the next DVClub Europe meeting takes place on Tuesday 05th September with a theme of "Cache Coherency Verification". SoC cache coherency verification is one of the most complex challenges faced by verification engineers. And the introduction of the embedded L3 cache and the increasing number of cores in CPU clusters ais making… DVClub Europe – Cache Coherency Verification |
3 events,
-
This webinar gives a comprehensive guide to all aspects of SystemVerilog arrays: ordinary static arrays, dynamic arrays, queues and associative arrays. It also includes array methods and practical examples. Topics: Review of Verilog array types SystemVerilog packed and unpacked arrays SystemVerilog dynamic arrays SystemVerilog queues SystemVerilog associate arrays Array manipulation methods. Coding examples are shown… Everything You Need to Know about SystemVerilog Arrays
-
Venkata Subba Reddy Khambam Senior Technical ManagerSmartSoC Solutions The Rise of Embedded AI: Transforming Industries and Enhancing User Experience Embedded AI has become a transformative force in various industries, revolutionizing the way we interact with technology and improving user experiences. This abstract explores the significance, benefits, and impact of embedded AI in sectors such as… SemIsrael Tech Webinar |
3 events,
-
The Design & Verification Conference & Exhibition is the premier conference on the application of languages, tools, methodologies and standards for the design and verification of electronic systems and integrated circuits. Conference Sponsor: Accellera Global Sponsors: Synospys, Cadence, Siemens
-
As FPGA technology continues to evolve - to provide us with full-blown SoCs with CPU, GPU, and high-speed peripherals, for example, joining the traditional programmable logic area - design verification becomes increasingly challenging. Lab-based FPGA testing and bring-up alone are clearly insufficient, especially for safety-critical designs, and FPGA teams are adopting advanced design verification methodologies… FPGA Design Verification – Planning |
1 event,
|
1 event,
KiCad Conference (KiCon) is the largest gathering of hardware users and developers using KiCad. Following the success of the first KiCon in 2019, at Chicago, this is the second annual KiCon, and the first one in Europe! If you are interested in KiCad, as a user, developer, or contributor, this is the right place to come! It will… KiCon 2023 Europe |
|
1 event,
|
1 event,
The aim of ESSCIRC and ESSDERC is to provide an annual European forum for the presentation and discussion of recent advances in solid-state devices and circuits. The level of integration for system-on-chip design is rapidly increasing. This is made available by advances in semiconductor technology. Therefore, more than ever before, a deeper interaction among technologists, device experts, IC designers… ESSDERC, ESSCIRC: 11-14 September |
6 events,
The combined AI Hardware & Edge AI Summit comprehensively covers the design and deployment of ML hardware and software infrastructure across the cloud-edge continuum. For Enterprise ML Experts: Attend a unique AI systems event that will give you both hardware and software tools and techniques for training, deploying, and serving machine learning – the program contains… AI Hardware & Edge AI Summit
-
The FPGAworld Conference is an international forum for researchers, engineers, teachers, students, and hackers. It covers topics such as complex analog/digital/software FPGA SoC systems, FPGA/ASIC-based products, educational & industrial cases, and more. Registration for attendees is free and includes 2*coffee, lunch and go-home drink. Keynote Speaker Copenhagen and Stockholm 2023 Keynote speaker: Martin Kellermann , Microchip… FPGAworld Conference 2023 – Stockholm
-
CadenceLIVE Boston 2023 – experience the power of intelligent system design - brings together users, developers, and industry experts to network, share ideas, and inspire design innovation in the most complex electronics and intelligent systems. The event features peer presentations that offer solutions for today’s design challenges that will impact tomorrow’s products. Attendees will be able to… CadenceLIVE Boston 2023
-
Webinar Agenda : Introduction to Mesh and Crossbar Architecture Cache Introduction Support for latest AMBA 5 Safety and security features as ASIL Standard. Port configurabilities Who Should Attend: Professionals working on development of NoC IP. People keen to know how NoC IP is shaping new era of chiplet communications Freshers in the field of VLSI… NoC IP- Transforming Chip Communication |
3 events,
On behalf of the DVCon India 2023 steering committee, it is my pleasure to welcome you all to the 8th edition of the Design and Verification Conference in India planned from 13- 14th September 2023 as an In-Person conference. We want to carry forward the momentum, excitement and the enthusiasm witnessed during last year’s edition into… DVCon India 2023 |
5 events,
-
The Verification Futures conferences is dedicated to discussing the challenges faced in hardware and software verification. To view the agenda for this event please visit the VF2023 Event Page. The full conference program includes 17 talks covering verification challenges and solutions, formal verification, RISC-V, System Verilog, UVM for AMS Verification, and VHDL Verification View the full conference… Verification Futures 2023 Austin
-
The FPGAworld Conference is an international forum for researchers, engineers, teachers, students, and hackers. It covers topics such as complex analog/digital/software FPGA SoC systems, FPGA/ASIC-based products, educational & industrial cases, and more. Registration for attendees is free and includes 2*coffee, lunch and go-home drink. |
1 event,
FOSSi Foundation are pleased to announce ORConf 2023 will be taking place in beautiful Munich, Germany on September, 15th to 17th, 2023. It will start Friday morning and Sunday is currently reserved for tutorials and workshops. ORConf is an annual conference for open source digital, semiconductor and embedded systems designers and users. Each year attendees… ORConf 2023 |
1 event,
|
|
1 event,
|
0 events,
|
2 events,
We’re bringing AutoSens to Autoworld in Brussels once again to meet and shape the future of ADAS and AV. You can look forward to the freshest agenda of over 60 speakers across expert panels, technical case studies, and sessions covering 12 key themes. You will experience an exhibition full of demos from technology companies at… AutoSens Brussels 2023 
The Largest Conference and Exhibition for Printed Circuit Board Design, Fabrication and Assembly in the Silicon Valley For more than 30 years PCB West has trained designers, engineers, fabricators and, lately, assemblers on making printed circuit boards for every product or use imaginable. More than 2,000 designers, fabricators, assemblers and engineers register and more than 100 companies… PCB West 2023 |
3 events,
-
Although SystemVerilog is perhaps most widely used in the context of hardware verification, it also contains many features directly relevant to FPGA hardware designers. We explore the features of SystemVerilog that are useful for RTL synthesis using Vivado™ ML Editions from AMD, showing how the RTL SystemVerilog language constructs have been optimized for productivity and reliability.… Maximize Design Productivity using Vivado ML with SystemVerilog |
5 events,
-
Join our FREE online event to learn about the new and enhanced features and performance improvements in the latest QuantumATK V-2023.09 product release. - Enhanced ease-of-use of training Machine-Learned FFs with new predefined Workflow Builder blocks and templates - New interactive Interfaces Builder for building multilayer structures - New Accelerated molecular dynamics method for crystallization… QuantumATK V-2023.09 Release: Highlights of New and Enhanced Features
-
The ability to mix and match multiple ISA extensions and add user-defined ISA extensions makes RISC-V verification more challenging than conventional processor verification. This Synopsys webinar demonstrates the verification of standard RISC-V ISA extensions. A subsequent webcast will demonstrate custom ISA verification. The multiple ISA verification problem is solved by RISCV-DV with configurability for ISA… Efficient Bluespec RISC-V Processor Verification for Highest Coverage Closure: A Comprehensive Case Study
-
Innovative die disaggregation technologies, enable a future where a catalog of chiplets will be available to mix and match based on the end application. The industry’s fastest emerging interconnect standard called Universal Chiplet Interconnect Express (UCIe) enables end users to combine chiplets with different functionality and technology nodes to develop highly sophisticated electronic chips. Hence,… UCIe-Based Chiplet Verification – from IP to SoC |
2 events,
-
Since 1991, the Synopsys Users Group (SNUG) has represented a global design community focused on innovating from Silicon to Software. Today, as the electronics industry’s largest user conference, SNUG brings together over 12,000 Synopsys tool and technology users across North America, Europe, Asia, and Japan. In addition to peer-reviewed technical presentations and insightful keynotes from… SNUG Singapore 2023 |
0 events,
|
|
1 event,
-
It is an exciting time to explore a career in the VLSI semiconductor sector, and we're here to help you gain clarity on buzz and provide information on educational options towards a successful entry to this field with long-term career prospects. Design Verification is one of the essential and most promising career options. In the… Applications of Formal Verification |
1 event,
2023 ICICDT is the twentieth edition (20th) in the series of the International Conference on IC Design and Technology, organized since 2004. 2023 ICICDT will be co-organized and held at the University of Tokyo, Tokyo, Japan from September 25-27, 2023. Design and technology co-optimization (DTCO) plays a critical role in the era of big data… 20th International Conference on IC Design and Technology (ICICDT) |
2 events,
-
Exploring the Next Frontier in Chip Integration Webinar Agenda : Introduction to all UCIe layers Decrypting FLITs, PHY Trainings, Bring up flows FDI-RDI , main band and side band FLIT transfers etc. Implementation of Stacks-Arbiter, Retry mechanism & Retimer implementations Showcasing UCie FLIT transfer flow between multidies Enhancements done in UCIe 1.1 Who Should Attend:… Unleashing Innovation with UCIe |
6 events,
Register now and join us at GlobalFoundries Technology Summit 2023! GF Technology Summit (GTS) 2023 is our worldwide, annual series of technology-focused events. GTS brings together leaders from the commercial, business and research worlds to understand the latest technology challenges and opportunities, and partner to create the most innovative applications and solutions. GTS 2023 Highlights This year's… GTS 2023 – Munich
-
Learn About: Emerging advanced node design challenges and corresponding design flows and methodologies for N2, N3/N3E/N3P/N3AE, N4/N4P, N5/N5A, N6/N6e/N6RF/N7, N12e, and N22 Latest updates on TSMC 3DFabric™ chip stacking and advanced packaging processes, InFO, CoWoS®, and SoIC, 3DFabric Alliance, and 3Dblox™ standard, plus innovative 3Dblox-based design enablement technologies and solutions, targeting HPC, AI/ML, and mobile… TSMC 2023 North America OIP Ecosystem Forum
-
Virtual workshop with hands-on labs Achieving coverage closure continues to remain a challenge for customers and there is a growing need for a system to work autonomously to reach the target as quickly and cheaply as possible with the highest quality of results. The recently released Synopsys VSO.ai address this challenge in addition to inferring… Synopsys VSO.ai Virtual Workshop
-
Please join me, Cadence Training and Application Engineer Krishna Atreya, for this free technical Training Webinar. What Is the Webinar About? The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, machine learning-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and Cadence Cerebrus intelligently optimizes the Cadence digital full flow… Cadence Training: Cerebrus Intelligent Chip Explorer |
2 events,
-
Abstract As FPGA technology continues to evolve - to provide us with full-blown SoCs with CPU, GPU, and high-speed peripherals, for example, joining the traditional programmable logic area - design verification becomes increasingly challenging. Lab-based FPGA testing and bring-up alone are clearly insufficient, especially for safety-critical designs, and FPGA teams are adopting advanced design verification… FPGA Design Verification – Advanced Testbench Implementation |
0 events,
|
0 events,
|